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Cache memories are usually small memories that contain blocks of data and/or
instructions [Ref 1 ] Each block is a copy of consecutive data and/or instruction bytes
from main memory Caches are usually much faster than their main memory counter parts
They are, in effect, short term memory The cache contains a set of blocks recently
accessed by the CPU The cache can provide the most recently used data and/or
instructions to the CPU in less time than it would have taken to get the information from
main memory However, if the cache fails to provide the information, then it fetches the
information from main memory and, depending on its design, may choose to enter the
information into the cache The cache also performs memory updates in the form of writes
Memory updates can occur when the CPU makes a write request, or the cache can store
new data in the cache blocks and wait until later to write the data to memory [Ref 2:p. 197
] A dirty block is a cache block which contains data that is more current than memory
because of a recent write request
The concept of the cache storing recently used memory blocks is very simple. In
fact, many early cache designs were simple implementations of the concept However, the
task of building an optimized cache is not trivial The difficulty comes from trying to
provide the CPU with the correct data or instruction as soon as it is available For example,
if a block read is in progress and there is enough data available to satisfy the pending load,
the data should be forwarded to the CPU rather than waiting for the block read and cache
update The cache often performs block management between requests. One example of
block management is writing dirty data to memory. Another example is reading data that
was not part of the CPU request, but located in the same block This allows the cache to
contain all the data that was in the block. An optimized cache performs block management
only after completing the CPU request Complications arise when the CPU makes another
request before the block management for the last request is complete If this happens, the
cache has to search for data in the control sections of the cache as well as the cache
memory.
More and more cache designs incorporate read and write buffers in their control
sections. These buffers allow the cache to perform block management while minimizing
the effect on the CPU request [Ref 3]. For example, if a CPU read request results in a
miss and the block victim has a dirty sub block, then writing the dirty sub block to memory
may occur after reading the replacement block. This allows the cache to forward the read
data to the CPU before writing the old data to memory. Figure 1 provides a simplified data
flow diagram that illustrates buffer use in modern cache designs
Scoreboarding is a term that has been used to describe the process of searching, and
choosing the correct value of a register argument Scoreboarding in a cache represents the
act of searching and altering buffers based on new CPU requests One example of



























buffers may provide data that is not available in the cache memory Searching the read
buffer ensures that no duplicate read requests are placed in the buffer However, it will not
provide any new data Another example of scoreboarding is updating read requests in the
read buffer with data provided by CPU write requests.
B. PROBLEMS OF CACHE MEMORIES
Cache memories can cause more problems than they solve and they can
significantly complicate the memory model The most obvious problem with a cache
memory is that it does not always contain the data that the CPU requests This is defined
as a read miss A write miss is when the CPU makes a write request and the correct block
is not in the cache Conversely, a read hit is when the data is available, and a write hit is
when the block is available There are three types of cache misses [Ref 4:p. 419] First,
the compulsory miss results when data is accessed for the first time. Second, the capacity
miss, occurs when the cache is not big enough to carry all the blocks required. The third
type, collision misses, occurs when the cache requires several main memory blocks that
map to the same set of cache blocks. This causes a form of thrashing similar to that seen in
virtual memories.
In some numerical calculations, the cache makes the average access time greater
than the main memory access and transfer times This is often due to matrix operations that
access elements across rows and force the cache to enter an entire block of data for each
element read Depending on the size of the matrix, it may not be possible to save enough
blocks to ensure that the next block accessed was not selected as a victim and replaced As
a result, many architectures support special load and store instructions that bypass the
cache.
C. EXISTING CACHE SIMULATORS
There are a number of cache simulators Two examples include Dinero IE, and
Tyco [Ref 5] Dinero HI provides hit and miss data for a wide range of input arguments.
Dinero III will also simulate either a unified cache, or separate data and instruction caches
Tyco, on the other hand, simulates several different cache options simultaneously for
comparison
D. PROBLEMS WITH EXISTING CACHE SIMULATORS
Unfortunately, both Dinero HI and Tyco limit their simulations to hit-miss
calculations With nothing but hit-miss information, the designer cannot optimize his cache
for the lowest average access time. Most caches are designed to have low average access
times rather than high hit rates [Ref. 4:p. 405]. Since Dinero HI and Tyco do not perform
any timing analysis, they may mislead the designer Dinero HI and Tyco also do not
provide any buffer simulations because they assume that the cache has all the time it needs
between loads and stores to complete all of its block management Since buffer
management and scoreboarding have such a large effect on the average access time, there
is an obvious need for a simulator that can perform accurate timing analysis, buffer
management, and scoreboarding
II. INTRODUCTION TO SACS
A. THE NEED FOR STILL ANOTHER CACHE SIMULATOR
A cache simulator should not only simulate the cache memory, it should simulate
main memory and any buffers it uses. As discussed earlier, neither Dinero III nor Tyco
provide any means for simulating buffers or memory
Without timing analysis, the designer is unable to determine the effect of
scoreboarding protocols. These protocols, which are usually very difficult to implement,
can be avoided by delaying any read requests until all writes are completed and the last
read block has been entered into the cache. Timing analysis allows the designer to choose
the scoreboarding technique that best suites his or her resources and architectural
requirements. A hit-miss cache simulator reduces this process to guess work
B. COMPARING SACS TO OTHER CACHE SIMULATORS
As previously discussed, other cache simulators provide rut-miss results, while
SACS provides the all important average access time However, in addition to the correct
performance measurements, a simulator should illustrate a cache's strengths and
weaknesses It should give the user a clear understanding of how to improve the cache's
design With Dinero HI, the user could only guess on how to improve his/her cache design
Tyco attempted to correct this problem by allowing the user to simulate several caches
simultaneously. However, given the number of different variables and policy choices,
exhausting all possible combinations is not the best way to design a cache. SACS is unique
because it provides the user with a detailed analysis of exactly what the cache was doing
during a simulation run The user can then identify and correct specific problems with a
cache design
C. THE CAPABILITIES OF SACS
SACS allows the designer to experiment with different policies while measuring
their affect on the average access time. SACS provides the user with more detailed
information because it maintains a log of how every clock cycle is spent. This log is kept in
the form of a histogram It allows the user to see exactly how much time is spent
performing read or write requests It also records how many times a request was
completed within a given time period With these details, the user can easily evaluate the
cache's performance A second histogram is available which details the amount of time
spent performing cache accesses, memory accesses, and waiting for full buffers With this
histogram, the designer can target specific weaknesses. It also provides a good comparison
of the effect of different scoreboarding policies between runs.
III. SACS INPUT PARAMETERS
A. INTRODUCTION
SACS provides a wide range of input parameters to model various different
functionally diverse caches While it is impossible to imagine what kinds of caches
designers might build in the future, every effort was made to allow the designer to simulate,




Cache Size (-cs n) Read Forward (-rf-drf)
Blocks Size (-bs n) CPU Waits For Cache Writes (-ewfew -dewfew)
Sub Block Size (sbs n) Search Block Buffer (-sbh, -dsbb)
Associativity (-a n) Update Read Buffer (-urb, -durb)
Word Size (-ws n) Remove Read Duplicates (-rrd, -drrd)
Read Cache Access Time (-rcat n) Remove Write Duplicates (-rwd, -drwd)
Read Cache Hit Time (-rcht n) Read Priority (-rpr n)
Read Cache Miss Time (-rcmt n) Write Priority (-wpr n)
Write Cache Access Time (-wcat n) Read For Write Allocate Priority (-rfwapr n)
Write Cache Hit Time (-wcht n) Write Dirty Block Priority (-wdbpr n)
Write Cache Miss Time (-want n) No Priority (-npr n)
Memory Access Time (-mat n) Trace (-t, -dt)
Memory Transfer Time (-mtt n) Check (-c, -de)
Buffer Cache Access Time (-heat n) Test (-test)
Read Buffer Size (-rhs n) Key Board 10 (-kbio,
-fio)
Write Buffer Size (-whs n) Data File Name (-f "File Name")
Block Replacement Policy (-hrp el) Screen Histogram Max Index (-shmi n)
Write Policy (-wp e2) File Histogram Max Index (-fhmi n)
Write Miss Policy (-wmp e3)
Unsigned Integer
enumeration type (LRU. FIFO. RAND}
enumeration tvpe ( Write Through. Write Back
)
enumerauon type ( Write Around. Write Allocate
!
B. SIZE ARGUMENTS
All sizes are entered in bytes Cache Size must be an even multiple of both Block
Size and Associativity Block size must be an even multiple of Sub Block Size, and Sub
Block Size must be an even multiple of Word Size Word Size may be any positive integer
that does not force an integer overflow in Cache Size or Block Size.
C. CACHE ACCESS, HIT, AND MISS ARGUMENTS
Cache Access Times represent the time required for a request to access the cache,
providing the cache is not busy. At the end of this time it is determined whether the request
is a hit or a miss The Cache Hit Time represents the time required to complete a request
once the cache access time has expired and the request has been identified as a hit. If the
request was a miss, then the Cache Miss Time is used instead.
D. MEMORY ACCESS AND TRANSFER TIME ARGUMENTS
The Memory Access Time is the time required for a buffer to access, and then
transfer, the first word of a request from memory Memory Transfer Time is the time
required for a buffer to transfer each consecutive word following the first access
E. BUFFER ARGUMENTS
After a memory read, the Block Buffer contains the new data that must be entered
into the cache The time that the Block Buffer takes to access the cache is called the Buffer
Cache Access Time The Block Buffer may have to wait longer because the cache is busy.
The buffer cache access will not occur if a read or write cache access is required during the
same clock cycle. However, once the access begins, the read and write cache accesses are
locked out until the cache is updated. The Read and Write Buffer sizes can be any positive
non zero integer (<100).
F. CACHE POLICY ARGUMENTS
Block replacement policy determines the method used to choose the location of a
new block in the cache. SACS supports three block replacement policies: Least Recently
Used (LRU), First In First Out (FIFO), and Random (RAND). There are two write
policies: Write Through, and Write Back. The Write Through policy forwards the data to
memory immediately after a write request. However, in the Write Back policy, the data is
saved in the cache until the block that contained the data is selected as a victim. Dirty bits
indicate which sub blocks have new data that must be written to main memory.
SACS can easily be modified to support new write, or write miss policies by adding
the new policy name to Write Policy Types, or the Write Miss Policy Types in SACS.h.
The code to simulate these new policies must be placed in the procedures Write Hit, and/or
Write Miss which are both located in Cache, c. New block replacement policies may also
be added by modifying Replacement Policy Types in SACS.h, and Select Block Victim in
Cache, c.
If CPU Waits For Cache Writes is asserted the CPU will wait after a write request
until the cache is complete with the write Otherwise, it is assumed that the cache can carry
out the write while the CPU continues with other instructions
If Read Forward is asserted, then a read miss is complete once the data required
arrives in the block buffer Otherwise, the read must wait until the block updates the cache
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G. SEARCH BUFFERS AND UPDATE BUFFER ARGUMENTS
Search Block Buffer allows the cache to search the block buffer in case the read
data was already received from memory If any part of the data is found in the buffer, then
the size of the request will be appropriately reduced Update Read Buffer allows a write
memory request to provide data required by a read request If any read request needs the
data provided by the write memory request, then the size of the read request will be
reduced appropriately, and the data is not read from memory
H. REMOVE READ DUPLICATES AND WRITE DUPLICATES
ARGUMENTS
Removing read and write duplicates means that requests that have intersecting or
concurrent data will get spliced together into one request Otherwise, a buffer may contain
multiple requests to the same memory location.
I. PRIORITY ARGUMENTS
In SACS, the user specifies the priority of requests. The lowest numbers represent
the highest priority This allows the designer to simulate a cache that must finish all writes
before starting a read It also allows the designer to delay reads for write allocated blocks,
and the writing of dirty blocks.
J. SACS CONTROL ARGUMENTS
1. Introduction




The trace mode permits the user to step through a trace, one clock cycle at a
time, viewing the contents of the cache and buffers, and obtain statistical results
3. Check Argument
When SACS is in the check mode, it performs a self check of all of its
global variables. These checks include checking to see that all the global variables that
should remain constant, do in fact remain constant Global variables that are not constant
are checked to see that they are within prescribed bounds. This form of checking can occur
while the program is in any other mode (i.e., Trace, Test, or Key Board I/O) This check
can be performed during normal data runs This kind of checking helps to identify errors
that might have gone unnoticed. It also assures the user that the program did not
catastrophically fail during a run
4. Test Argument
When SACS is in its test mode it can do nothing else. It will automatically
generate its own input data. The data is generated by randomly selecting a finite number of
test cases to use. Each test case has a combination of seven load/store instructions The
expected number of read and write hits for each test case is known. Therefore, the total
number of read and write hits for the trace can be determined The actual addresses used
for each test case are chosen randomly However, all the loads for a particular test case
will map to the same block. Similarly, all stores will also map to the same block. SACS
will randomly select its own set of input parameters, ignoring any other arguments entered.
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It will then run the main routine on the test trace as if it was a user defined file Once the
trace is complete, SACS will compare the results with what it expected from the random
trace. If no errors have been detected, then SACS will repeat the process of randomly
generating its input file and input parameters. The test mode places SACS into an infinite
testing loop The only way to terminate the process is to kill the process The decision not
to give the user a more graceful way out of the test mode was made because C does not
provide a way to trap 10 While there are operating system methods of trapping 10, they
would have made the program system dependent and, therefore, non-portable The current
version of SACS has been compiled and run on both a PC running DOS and a SPARC
station running Sun -OS without any changes to the source code.
5. Key Board IO Argument
SACS normally accepts its inputs from a data file However, it can accept
inputs directly from the user This input mode can be used with the trace and checking
modes if desired SACS will ask for each request from the terminal as required The trace
display will appear each time a new request is made However, it will not stop every clock
cycle unless the user selects the trace mode
6. Data File Name Argument
SACS normally assumes that the data file is named "SACS.Dat", however
the user can specify the name of the file he or she wishes to trace using the data file name
argument
13
7. Histogram Max. Index Arguments
SACS provides the user with two timing histograms. One provides timing
analysis for read and write requests. The first histogram illustrates how many requests
were completed during the designated time. The second histogram provides timing
analysis for the number of times the cache waited to complete a particular task in the
designated time. The maximum index for these histograms is the maximum number of
time bins. Since there may be data out of the maximum index range, the last bin is used to
total all events with times greater than or equal to the maximum index. The screen
histogram maximum index is the number used for screen displays. The screen maximum
histogram index has a default value of 4, which allows all displays to fit on a standard 80
column screen However, if a Unix window is available, the designer may want to raise
this number to get more detailed displays. The file histogram maximum index is used for
the output file generated by SACS This file may have a much larger range because it does
not have to be printed on a screen. The output file is compatible with MATLAB script






SACS includes a trace mode that allows users to monitor the behavior of the
simulated cache and the implemented policies and scoreboarding techniques The user
may also need to debug any modifications made to SACS The trace mode is also very
useful in identifying any programming errors The trace mode allows the designer to














Next Request Time: 49
TOA: 49
Memory Waiting For: Memory Read Access
Block Waiting For: Memory Block Transfer
Set Block Address V/D V/D V/D V/D
00031 00124 25E379F0 00 00 00 10
00125 2AF769F0 00 00 00 00
00126 00000000 00 00 00 00



















































Next Command Please [ T, R, S, C, G #, #, -# , Help] »>
Figure 2 Trace Display
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2. Current Request Fields
The trace display contains the last CPU request, as well as the request
address and size SACS can only process requests that are contained within the same
block If a request spans across two or more blocks, then the request is split up into block
size requests and processed separately.
3. Cache Waiting For Field
Whatever is holding up the last CPU request is shown in the Cache Waiting
For field. In Table 2, we can see all the things that the cache might have to wait for. If the
cache is waiting for nothing, then the request has been satisfied If the cache is waiting for
a read or write cache request, then the cache is being accessed. If the cache is waiting for a
memory request, then some part of the request must be retrieved from memory and the
data is not available If the request can not proceed because one of the buffers is full, then
Cache Waiting For will indicate whether the request is waiting for the full read buffer or
the full write buffer Note that a read miss request may have to wait for dirty blocks to be
written to memory, making it possible for a read request to wait on a full write buffer
4. Memory Waiting For Field
Memory Waiting For identifies which memory function is in progress.
When a new memory access begins, Memory Waiting For indicates whether it is a memory
read request or a memory write request Once the access of the first word is in progress,
then Memory Waiting For will indicate either read access or write access However, once
the first word has been received, then Memory Waiting For will switch to indicate either a
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read transfer or a write transfer. If a memory read request needs to begin and the block
buffer is busy because it has not updated the cache from the last request, then Memory
Waiting For will indicate cache update
5. Block Waiting For Field
Block Waiting For describes what the block buffer is doing. It will indicate
memory block transfer when a memory read access or transfer is in progress However,
once the transfer is complete, the block buffer must update the cache If the cache is busy,
then Block Waiting For will indicate that it's waiting for cache access When the cache is




Cache Memory Block Buffer
Wait For Conditions Wait For Conditions Wait For Conditions
Nothing Nothing Nothing
Read Cache Request Memory Read Request Memory Block Transfer
Read Memory Request Memory Read Transfer Block Cache A ccess
Write Cache Request Memory Write Request Block Cache Transfer
Write Memory Request Memory Write A ccess
Full Read Buffer Memory Write Transfer
Full Write Buffer Cache Update
CPU Cache Access
6. Timing Data Fields
The trace display shown in Figure 2 includes a time field that indicates how
many clock cycles have passed since the start of the run The Next Request Time is the
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time at which the CPU either has, or will make, another request The TOA field indicates
when the next memory word will arrive into the Block Buffer. However, if a write was in
progress, this field would be a TOD field, and would indicate the time that the next word
will leave the Write Buffer
7. Cache Hit and Buffer Hit Fields
The cache hit field indicates whether a request is a hit or not. The buffer hit
for a read request indicates whether the data requested is in the Block Buffer A buffer hit
for a write request indicates that the Write Buffer needed to write the data to memory
anyway A buffer hit will only occur during a cache miss. Buffer hits allow the designer to
determine how many times the scoreboarding was used during a run to avoid a memory
access However, the true measurement of a cache's performance is its average access
time
8. Address Block Selection Display
During a trace run it is helpful to see the cache set that the request address
got mapped to This includes all the blocks that the cache had to work with to satisfy the
request If the request is a hit, the block that it hit on has to be in this set. If a block victim
is chosen, it has to be chosen from this set
9. Buffer Displays
The contents of all the buffers are displayed so that the designer may see
what the memory is working on The Request Size is the number of bytes that have to be
read in order for the current request to have all the data originally asked for This number
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might be reduced from the original request size if part of the data is in the cache or if Block
Buffer is allowed to contribute data to the request During the trace, the address, size, and
request size will constantly change as CPU requests, and memory accesses and transfers,
are made The block field indicates which cache block the read data will be placed in The
priority field indicates the priority of the memory request A zero priority indicates that the
request is in progress. The next lowest number will be serviced next, unless a new
memory request is made. If more than one request has the same priority number, then the
read buffer will take priority If the read buffer has more than one request with the same
priority, then the priority will switch to FIFO
10. Time Required and Completion Time Fields
Every memory request has a Time Required to complete and a Completion
Time The Time Required to complete is the time that memory will have to service the
request. The Completion Time is the time that the request is expected to be removed from
the buffer
11. Next Command Please
The next command line includes a prompt for the user of all the available
commands Shown in Table 3 is a list of all the commands In the following paragraphs,






Stall Timing Display (S)
Cache Arguments Display (C)





The Results Display, shown in Figure 2, provides the user with the number of
requests, cache hits, and buffer hits. The hit rates are a combination of both the cache hits
and the buffer hits The Request Time Histogram gives the number of requests that were
completed in the prescribed time The total amount of time spent on each request, and the
average access times, are also displayed As discussed previously, the average access time












































Next Command P].ease [ T, R, S, C, G #, # -#, Help] »>Q
Figure 3 Results Display
C. STALL DISPLAY
The stall display provides the designer with an exact account of where the cache
spent all its time As shown in Figure 4, the stall time histogram lists all the events that the
cache has ever waited for, and the number of times that the cache waited for an event
within a designated period.
Stall Time Histogram


















Next Command Please [T R, S C, G#, #, -#, Help] >»Q
Figu re 4 Stall Timing Display
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D. CACHE ARGUMENTS DISPLAY
The cache arguments display allows the user to review the arguments used by the
simulator Figure 5 shows an example of the cache arguments display.
Cache Arguments List
Cache Size: 00008192 Read Forward: Yes
Block Size: 00016 CPU Waits For Cache Writes
:
No
Slab Block Size: 00004 Search Block Buffer: Yes
Associativity: 04 Update Read Buffer
:
Yes
Word Size: 00004 Remove Read Duplicates
:
No





Read Cache Hit Time: Read Priority: 10
Read Cache Miss Time: Write Priority: 11
Write Cache Access Time 1 Read For Write Allocate 12
Write Cache Hit Time
:
1 Write Dirty Block Priority: 13








Memory Transfer Time: 1 Check: Yes
Buffer Cache Access Time 1 Test: No
Read Buffer Size: 04 Key Board 10: No
Write Buffer Size: 04 Data File Name: SACS . Dat
Block Replacement Policy LRU Screen History Max Index: 0004
Write Policy: Write Through File History Max Index: 0010
Write Miss Policy: Write Allocate
Next Command Please [ T
,
R, S, z, e #, # , -#, Help] »>Q
Figure 5 Cache Arguments Display
E. GOTO A SPECIFIC TIME
Because data traces are usually very long, SACS was given the ability to run to a
specific time This allows the user to begin a long trace and inspect the results after a
reasonable amount of time If the user is debugging SACS because of a modification or,
God forbid, there is an original error in SACS, this command will allow the user to advance
to the last time the error occurred If the time specified is earlier than the current time, then
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SACS will temporally turn off the trace, restart the run from the beginning, and stop at the
desired time Once SACS is at the desired time, it will turn the trace mode back on To the
user, it will appear that SACS went backwards However, in fact, SACS can not run its
simulations in reverse. Obviously, if the Desired Time is vary large, then this process
could take a great deal of time.
F. INCREMENT TIME
Increment time allows the user to adjust the time using a relative step size instead
of an absolute desired time.
G. DECREMENT TIME
Decrement time allows the user to adjust the time using a relative step size instead
of an absolute desired time. Again, SACS must restart the run from the beginning to stop
at the desired time.
H. HELP DISPLAY
The help menu, shown in Figure 5, gives the user simple descriptions of what all




Displays current request, status of memory, and contents
of buffers.
[R] Results Display
Displays a break down of read and write cache hits , and
buffer hits , including a timing analysis
.
[S] Stall Timing Display:
Displays histogram of the time spent on each stall.
Stalls represent time delays in completing a request.
[C] Cache Arguments Display:
Display input arguments to SACS
.
[G] Go: Go to end of run.
[G #] Go To: Go to Time #.
[#] Step: Increment Time By #.
[-#) Back Step: Decrement Time By #.
[H] Help: Displays this help menu.
Next Command Please [T . R, S, C, G #, #, -# , Help] >»Q
Figure 5 Help Display
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V. SACS DESIGN
A. OVERALL STRUCTURE OF SACS
SACS simulates all events one clock cycle at a time using a global variable named
Time. Normally, it is preferable to perform timing simulations using event queues so that
time can advance to the next event However, in most cache simulations, so many events
happen in one clock cycle that an event queue would probably not improve the performance
of the simulator
B. MAIN EVENT LOOP
In the main event loop of SACS, Time is incremented one clock cycle at a time
Time is never changed by any other procedure The requests are entered into the
simulation from Get Next Request Simulation of all events is performed by the Main
Event Loop calling Cache Model, Memory Model, and Update Cache.
SACS insures that all events that can be started during a particular clock cycle are
started, and that all events that can complete during a particular clock cycle do CPU
accesses to the cache are given priority over the block buffer cache updates
SACS's main loop includes the source code to control testing, checking, and
tracing The Desired Time variable is controlled entirely by the Main Event Loop Desired
Time represents a user request to advance the simulation to a particular time with the trace
off SACS can not run Time backwards However, if the Desired Time is less than Time,
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then Time is reset back to zero and the run is repeated up to the Desired Time. The user
can make time requests using arguments "G #", "#", or "-#".
Throughout Main Event Loop, Cache Waiting For is checked to see if it's equal to
Nothing. This indicates that the last request has been serviced and that the cache is ready
for the next request. The procedures that model specific events as Read Hit, Read Miss,
and Access Cache are called repeatedly during their simulations. They utilize Cache
Waiting For and Time to determine what to do next. If any of these procedures need to
wait for a period, either to simulate an access or because a resource is not available, then
they will set Cache Waiting For to the appropriate value The modeling procedures in
Memory Model work the same way using Memory Waiting For.
Whenever SACS finds an error or a discrepancy then the boolean variable
Discrepancy Found is set to Yes. This forces SACS into a trace mode so that the user may
try to identify the cause of the error. In test mode, a discrepancy forces SACS out of test
mode so that the trace file that caused the error is not erased by a new file.
C. CACHE MODEL
Cache Model makes all the necessary calls to simulate cache memory Cache
Model decides which calls to make based on the values of Cache Hit and Request. This
function is called every time Time is incremented If there are no read or write requests
waiting to be completed, the function does nothing The value of Cache Hit will remain
Unknown until the appropriate cache access time has expired Then, Cache Model will call
Is Request A Hit to determine if the request is a hit or a miss
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1. Is Request A Hit
Is Request A Hit determines if the request is a hit or a miss, and sets Cache
Hit to the appropriate value Is Request A Hit will find the Set Number that the data is
supposed to be in Then, all Cache Block Addresses in that set will be checked to see if
they equal the Block Address for that request If the correct block is found, then all sub
blocks that are required to satisfy the request will be inspected for validity. If they are valid
then Cache Hit will equal Yes.
2. Read Hit
Read Hit is called to simulate a cache hit during a read request Read Hit
simply finishes simulating the cache access for the hit Read Cache Hit Time is the time
required to send the data from the cache to the CPU Note that the time to locate the block
in the cache is simulated in Cache Model Read Hit is called repeatedly while Time is
incremented until Access Cache returns with Cache Waiting For equal to Nothing. Access
Cache will return Cache Waiting For equal to Read Cache Request until the Read Cache
Hit Time has expired
3. Read Miss
Read Miss is called to simulate a cache miss during a read request Read
Miss first simulates the time it would take to perform all the block management for a read
miss This time is called Read Cache Miss Time Once that time has expired. Read Miss
will call Select Block Victim to pick a block in the set When Select Block Victim returns
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with Cache Waiting For equal to Nothing the Request Block Number will contain the new
block number where the data will be placed
Once the new block has been chosen, Read Miss will call Add To Read
Buffer. If Read Forward is selected, then Required Size for the memory request will be
equal to the Request Size. However, if it is not, then Required Size for the memory request
will equal Block Size. The Required Size in read memory request tells the Memory Model
how much of the requested data must be read into the Block Buffer before resetting Cache
Waiting For back to Nothing. By setting Required Size equal to Block Size, Read Miss is
forcing Memory Model to read in the entire block before setting Cache Waiting For back to
Nothing Once the Memory Model has received the data, it is assumed to be available to
the CPU during that clock cycle.
4. Write Hit
Write Hit is called to simulate a cache hit during a write request. Write Hit
will first simulate the time to write the data to the Request Block Number in the cache. The
time to locate the block was simulated by Cache Model. Once Write Cache Hit lime has
expired then Write Hit will perform the block management for the request. The block
management is dictated by the Write Policy. For a Write Back policy, the sub blocks
written to must have their dirty bits set This is done by Set Dirty Bit. For a Write
Through policy, the memory request must be entered into the write buffer This is done by
Add To Write Buffer.
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5. Write Miss
Write Miss is called to simulate a cache miss during a write request Write
Miss will first simulate the time needed to make all memory requests. This time is called
Write Cache Miss Time This is only the time required to make the requests, not the time
required to complete them The time to determine that the correct block was not in the
cache memory was simulated by Cache Model The memory requests are entered into the
buffers after the Write Cache Miss Time expires The memory requests are dictated by the
Write Miss Policy The simplest policy is Write Around. For a Write Around policy, the
write data is placed in the Write Buffer by Add To Write Buffer Write Allocate, however,
is the toughest simulation in SACS Write Miss must first choose a block to put the new
data in This is done by Select Block Victim Block data not provided by the write request
has to be read in This read request is made by Add To Read Buffer The read address is
calculated by adding the request size to the address Because new address may be in the
next block, the Block Size may have to be subtracted to make the addition modulo Sub
blocks that were written to in there entirety will have there valid bits set to reflect the
presence of the data provided by the CPU. However, if only part of a sub block was
written to, then the Cache Valid Bit will not be set.
Write Miss uses the Write Policy to dictate how the write data is to update
the memory For a Write Back policy, dirty bits are set by Set Dirty Bits. For a Write
Through, the data is added to the Write Buffer by Add To Write Buffer
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6. Access Cache
Access Cache is called to simulate the CPU accessing the cache. Access-
Cache first waits for the cache not to be busy. The only reason it could be busy is if the
Block Buffer is in the process of updating the cache. During this time, Access Cache will
return Cache Waiting For equal to CPU Cache Access. Once the cache is not busy then
Cache Busy is set to Yes. locking out the Block Buffer from accessing the cache Then,
Cache Waiting For will be set equal to Waiting For Request. This is a local variable
passed by the caller. It will either be equal to Read Cache Access or Write Cache Access.
Then, Cache Busy is set for the time specified by Request Time. Request Time is a local
variable. It could equal any of the hit, miss, or access times Once Request Time has
expired then Access Cache will set Cache Busy equal to No, and Cache Waiting For equal
to Nothing.
7. Select Block Victim
Select Block Victim chooses the next block to be used and writes the dirty
sub blocks out to the Write Buffer. Select Block Victim first surveys the cache set that the
Request Address maps to The survey includes finding the block that was least recently
accessed This Block Number is stored in LRUBlock Once the set has been surveyed then
the Replacement Policy dictates how the block is chosen For the LRU policy, Request
Block Number is set equal to LRUBlock. For the FIFO policy, Cache Next Block keeps
track of the next victim block for each set Cache Next Block is initialized to all zeros
during the beginning of a run Therefore, it must be checked to see if it is between the first
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and last blocks for the set. If it is not, then Cache Next Block for Set Number is reset to
First Block Once Select Block Victim knows it has a valid Cache Next Block then Request
Block is set equal to it Then, Cache Next Block for the Set Number is incremented For
RANI) policy, the block number is chosen randomly from all the blocks in the set.
Select Block Victim writes all dirty sub blocks to the write buffer using Write Dirty
Sub Blocks Write Dirty Sub Blocks takes care of clearing the dirty and valid bits in the
block Once Select Block Victim is called and it gets to the bottom of the function with
Cache Waiting For equal to Nothing, then the Cache Block Address for the Request Block
Number is set equal to the block address of Request Address.
8. Set Dirty Bits
Set Dirty Bits sets the dirty bits for all sub blocks that contain data that was
modified by a write request.
9. Write Dirty Sub Blocks
Write Dirty Sub Blocks is called to simulate writing all the dirty sub blocks
in the Request Block. Write Dirty Sub Blocks not only clears all the dirty bits, it also clears
all the valid bits Write Dirty Sub Blocks prepares a block to receive new data, and is
called after a block has been selected as a victim Write Dirty Sub Blocks will search the
block for consecutive dirty blocks and splice them together into one write request The
write request is then added to the Write Buffer. All of the sub blocks that make up the
request will have their dirty and valid bits cleared This process of searching and writing is
repeated until all the bits are not dirty Then, all the valid bits are cleared.
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10. Add To Read Buffer
Add To Read Buffer takes the elements of a request and adds the request to
the Read Buffer. It will perform all of the searches and updates necessary to support the
appropriate scoreboarding protocols.
Add To Read Buffer will begin by searching the cache and Block Buffer for
each byte in the request, starting at the beginning of the request. Every time a byte is found
in one or the other, the Address is incremented while Size and Required Size are
decremented This simulates removing the available data from the front of the request.
Then, Add To Read Buffer will search the cache and Block Buffer for the data at the end of
the request Every time a byte is found, the Size of the request is decremented by one. If
the byte was a required byte then the Required Size is also decremented This simulates
removing any data available from the end of the request Add To Read Buffer is either left
with a request that has a Size equal to zero or the end points are both needed from memory.
If the Required Size is zero then the request is a buffer hit, otherwise the request is a buffer
miss If the request is already a cache hit then the buffer hit is for some block management
request These kinds of buffer hits are not recorded because it would confuse the Results
Display by making it possible to get a hit rate greater than 100%. If the Size is not zero
and Remove Read Duplicates is equal to No then the request is added to the end of the
Read Buffer using Append. Append is a buffer utility that adds the request to the end of the
buffer The request must be added to the end of the buffer in order not to interfere with
Memory Model, which may be in the middle of a memory read. If Remove Read
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Duplicates is equal to Yes then the first byte in the request will be spliced into the Read
Buffer
Splice is another buffer utility. Splice will first search the Read Buffer for the byte
If it can't find a request in the buffer that contains the byte then it will search for a memory
request that is getting data from the same block If one is found then the request is
modified to include the new read byte request. If no suitable request can be found then
Splice will add a one byte request to the Read Buffer The Address is then incremented
while Size and Required Size are decremented Then, the cache and Block Buffer are
searched for the next byte If it is not found then the next byte is spliced into the Read
Buffer This process is repeated until all of the bytes of the request have either been spliced
into the Read Buffer or found
The Buffer Hit is normally defined as when the data is available but not in the
cache. However, in order to support the testing of SACS, the definition of a buffer hit is
revised to mean that a request was found to have accrued recently, and that given time to
complete all block management requested data would have been in the cache This allows
Test SACS to predict the hits of a test run without taking into account the time it takes to
perform the block management
Every time a request is spliced into the read or write buffers, the Time To Execute
and Completion Time Estimate must be recalculated The new time estimates are
performed by Calculate Time Estimates.
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11. Search Cache
Search Cache is called by Add To Read Buffer to find any parts of the
request that may already be located in the cache. This must be done because if a read
request follows a write request using a write allocate policy, then part of the read may be in
the cache while the rest may still need to be read from memory Search Cache checks all
Cache Block Addresses in the cache set. If any of the cache block addresses equal the
block address of the byte, then Search Cache checks the Cache Valid Bit for the sub block
that the byte is located in. If the sub block is valid then Search Cache returns Yes.
12. Add To Write Buffer
Add To Write Buffer adds one record to the write buffer. It also updates the
Read Buffer if the Update Read Buffer argument is asserted The process of updating the
Read Buffer is simply changing the requests so that data made available by the write
request is not requested from memory. Update Read Buffer should not be used unless the
word and sub block sizes are equal. This is because a write request may reduce a read
request to where the read request will not be large enough to validate a sub block The
write request may also be unable to set any valid bits because of sub block alignment The
result is that a sub block that was suppose to be read in is not
D. MEMORY MODEL
Memory Model makes all the necessary calls to simulate main memory Memory
Model decides which calls to make based on Memory Waiting For. This function is called
every time Time is incremented. If there are no read or write requests waiting to be
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completed, the function does nothing. Memory Model contains a loop that forces the
procedure to continue modeling until TOA and TOD are not equal to Time This insures
that if there are any events that occur in zero clock cycles then the next event is allowed to
start
Memory Model calls Select Memory Request to choose a request from either the
read or the write buffers. Memory Model calls Start Reads and Start Writes to simulate
accessing memory and receiving the first word of a memory request Continue Reads and
Continue Writes are then called to simulate the memory transfer of the following words of
data
1. Select Memory Request
Select Memory Request is called when memory is waiting for nothing.
Select Memory Request chooses a request from either the read or write buffers based on
priority. The request is not returned however, and the request is left at the top of the buffer
with its Priority set to zeros and Access In Progress set equal to Yes. If a request is found,
then Memory Waiting For is set to Memory Read Request or Memory Write Request,
depending on whether the request was found in the read or write buffer
2. Start Reads
Start Reads begins a read request, simulating the first word read from
memory The time to complete this read is called Memory Access Time The Block Buffer
is initialized in preparation to receive the new data words If Block Waiting Tor is not
equal to Nothing then Start Reads will have to wait before allowing the new memory read
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request to start. If Start Reads does have to wait for the cache then Memory Waiting For is
set equal to Cache Update, otherwise Memory Waiting For is set to Memory Read Access.
The new block record is equal to the Read Buffer with its sizes set to zero. This gives the
Block Memory Request the same block number as the Read Memory Request The
Address is aligned to Word Size. The Address must be aligned because the words read in
will be aligned to Word Size The new Block Memory Request is simply pushed onto the
Block Buffer. Block Waiting For is set equal to Memory Block Transfer to indicate that
data is being transferred from memory to the Block Buffer.
3. Continue Reads
Continue Memory Reads continues the memory read request started by
Start Memory Reads It simulates every read from memory other than the first word,
which is simulated by Start Memory Reads. The time to complete each word transfer is
equal to Memory Transfer Time. The block and read buffers are altered every time a word
is read from memory Once a request is complete, it is removed from the Read Buffer and
Memory Waiting For is reset to Nothing. Block Waiting For is set to Block Cache Access
in preparation to transfer the new data to the cache. If the ( 'ompletion Time Estimate for
the memory read request is not equal to Time then a time prediction error is raised
4. Start Memory Writes
Start Memory Writes begins a memory write request, simulating the first
word written to memory. The time to complete this one word write is called Memory
Access Time Memory Waiting For is set to Memory Write Access.
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5. Continue Memory Writes
Continue Memory Writes continues the memory write request started by
Start Memory Writes. Like Continue Memory Reads, it simulates every write to memory
other than the first word, which is simulated by Start Memory! Writes The time to
complete each word transfer is equal to Memory Transfer Time The Write Buffer is
altered every time a word is written to memory. Once the memory write request is
complete, it is removed from the Write Buffer, and Memory! Waiting For is reset to
Nothing If the Completion Time Estimate for the memory read request is not equal to
Time when the request is completed then a time prediction error is raised
6. Update Cache
Update Cache simulates entering data form the Block Buffer into the cache
Update Cache first checks whether or not the cache is busy. If it is not, then Cache Busy is
asserted and Block Waiting For is set equal to Block Cache Transfer The Block TOA is
calculated to enable Calculate Time Estimates to predict the completion times for
additional memory read requests in the buffer. If the cache is busy then the previous
memory request time completions may be wrong That is because all of the last estimates
counted on the old Block TOA. Therefore they all must be recalculated
Once the Buffer Cache Access Time has expired then Block Waiting For is
set equal to Nothing and the Cache Busy is deasserted The read data must then be
removed from the Block Buffer The appropriate sub blocks in the cache will then have
their dirty bits cleared and valid bits set.
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7. Add A Word To Memory Request
Add A Word To Memory Request adds a word to a Memory Request as if it
had been read in from memory. The address is first aligned to Word Size. Then, the size is
incremented by Word Size. This simulates the data being added to the request.
8. Remove A Word From Memory Request
Remove A Word Form Memory Request removes a word from a Memory
Request as if it had been written to memory A copy of the Address is first stored in Old
Address. Then, the Address is word aligned and incremented by Word Size. The Required
Size and Size are then decremented by the difference of the new Address and the Old
Address Finally, if the Address is outside the range of the original block, then Address is
decremented by Block Size to simulate modulo addition This simulates removing a word
from the memory request, taking into account word and block alignment constraints.
E. TIME ESTIMATES
Time estimates are performed to provide a method of testing Cache Model, and
Memory Model's handling of the read and write buffers. These two procedures are located
in "TimeEst.c"
I. Update Time To Execute
Update Time To Execute calculates the time to complete a memory transfer
given Memory Request. Memory Request could be a read or write request in a buffer.
Update Time To Execute changes the Time To Execute field to the new value Time To
Execute is calculated by first finding the number of Words To Be Transferred If the
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Memory Request is not being accessed then the Time To Execute is simply the Access Time
plus the Transfer Time multiplied by one less than Words To Be Written. If the Memory
Request is in progress then the new Time To Execute is dependent on TOA or TOD of the
next word Memory Waiting For dictates whether to use the TOA or TOD. IfMemory
Waiting For is equal to Cache Update then the request has not actually begun transferring
data Therefore, the Time To Execute can be calculated as if the read request is not in
progress.
2. Calculate Time Estimates
Calculate Time Estimates updates the Completion Time Estimates for each
request in both the read and write buffers. This function is called whenever the Cache
Model adds to the read or write buffers. Calculate Time Estimates must be called every
time new data is entered into the buffers. This is because all previous estimates did not
take into account the new data requested. Calculate Time Estimates first orders all entries
in both the Read Buffer and the Write Buffer by priority. Then, Calculate Time Estimates
steps though both buffers simultaneously, each time picking the request that has the highest
priority and adding the time to execute to the Time Estimate. The Time Estimate becomes
that requests Completion Time Estimate This process is repeated until all requests have a
new Completion Time Estimate Time To Execute, for cache request, is updated before it




Program validation was considered to be a paramount issue in designing and
implementing SACS The debugging techniques for SACS were engineered during the
early planning phases, before any code was written. In fact, there was a great deal of
energy spent trying to make SACS a general event simulator. Not only would this have
made it easier for the user to alter the protocols, but more importantly, it would have been
easier to test the program It would have been easier because the number of different kinds
of event transitions would have been less than the number of different cache argument
permutations This method was aborted because data that was stored in the cache and the
buffers was completely different Another problem that plagued this method was that the
scoreboarding techniques were unique for each buffer. Having abandoned the previous
method, and recognizing that SACS would have dozens of input parameters ( 37 to date), a
great deal of concern developed over how the program could be tested It was decided that
hand testing would prove to be ineffective in eliminating most or all of the programming
errors Therefore, an automated testing routine was developed The testing routine was
incorporated into the source code of SACS and can be activated using the -test argument
When the program is in the test mode, it goes into an infinite loop generating
pseudo-random load and store instructions Each trace is processed using the same code as
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if the trace was generated by a designer. Each time a new trace run is executed, the input
parameters are randomized This testing method is the backbone of all other validation
methods for SACS. Other error checking is performed during this process. However, the
random trace and random argument testing is the best method to ensure that all lines of
code in SACS get executed during the test phase of SACS This prevents SACS from
experiencing a catastrophic failure during an actual simulation because almost all
instructions are executed during the testing phase SACS tries to predict the number of
read and write hits for each run These predictions are compared to the number of cache
and buffer hits if the input arguments are expected to make the cache and buffer hits reflect
the predictions. An example of when the input arguments would make it impossible to
predict a hit or a miss is when the rand block replacement policy is used A block of data
that has just been read into the cache may be selected as a victim. This makes it impossible
to predict which blocks will be in the cache at the beginning of the next request Another
example is when a read forward policy is used and the block buffer is not searched Data
expected to be in the cache may be in the Block Buffer, or in the Read Buffer, waiting to
complete the block transfer This requires that the predicted hits only be compared when
the block and read buffers are searched It also requires that during the test mode, buffer
hits will include the read buffer Policies that can not be checked for predicted hits are
allowed in the test because they can be checked for other things including the simple, yet
important requirement that the program does not spontaneously abort
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The instructions that are randomly generated for a test trace are seeded from 64 test
vectors These test vectors each have 7 read or write instructions. The number of these
vectors to be used to generate a trace is randomly chosen The actual test vectors to be
used are also randomly chosen. Each test vector is assigned a random set of block
addresses. Each of the block addresses for a particular test vector will map to the same set
in the cache. The actual data address for each request is formed by taking the block
address and adding a random number such that the data address is still in the same block
The size is also chosen randomly in such a way that the request does not violate block
alignment.
Once all the test instructions have been created, they are randomly shuffled in such
a way that the final number of hits and misses will remain the same as predicted.
B. CHECKING COMPLETION TIME
The timing analysis of SACS is so important that it was decided that every timing
test that could be performed would be performed SACS simulates events based on the
current time only because some events can be predicted, such as the time that a buffer
request would be removed from a buffer A good timing test would be to calculate the
estimated time of completion Then, check to see if that estimated time is the same as the
time that the request is removed from the buffer If they do not match then an error is
indicated This kind of error checking goes on during every run whether it's a test run or a
user's run.
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C. CHECKING GLOBAL VARIABLES
SACS uses 82 global variables. Approximately half of the global variables are
constant during a single run These variables mostly represent input parameters, and
although they are changed in between test runs, they remain constant for the rest of the
trace run. SACS was written in C, a powerful language that permits the programmer to
create some powerful and elusive bugs. Specifically, C allows assignments to be buried in
logical expressions This capability could easily result in altering input parameters instead
of checking a parameters value. To avoid this kind of error and others like it, copies of all
constant global variables are made before the beginning of the trace run. At the end of
every simulated clock cycle these variables are compared to their original copies. If a
discrepancy is found then an error is indicated.
Global variables that are not constant are also inspected. They are inspected to
ensure that they are all within acceptable boundaries. These boundaries are not always
constant. For example, histogram index and total time should always exceed Time
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VII. SAMPLE RUNS
A. EXAMPLE SACS SIMULATION RUN
In the first simulation run for SACS the default parameters were used This run
will demonstrate a write allocation miss and a write through hit This run will also
demonstrate a read miss that takes advantage of removing duplicates, and how a write
request can update the read buffer Table 4 shows the trace data used for the simulation
run







w xOOOOUlOO 4 i
W xO 00 001 8 8 i
r xOOOOO'104 2 1
The Request Type is either a read or a write request. Read requests are indicated
with a lower case "r" Write requests are indicated with a lower case "w" The address is
read as a long hexadecimal integer. The Request Size is a long unsigned decimal integer
It represents the size in bytes. Time Until Next Request is the time between when the
CPU's current request is complete and when the CPU makes the next request The
simulation run was performed by loading the trace data from Table 4 into an ASCII data
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file named "SACS.Dat". Then, SACS was started with the trace mode on. The first trace
display that SACS produced is shown in Figure 6.
Current Request : Write Time: 1
Address
:
00000100 Next Request Time: 2
Size: 04
Cache Waiting For : Write Cache Request
Memory Waiting For: Nothing Cache Hit: Unknown
Block Waiting For : Nothing Buffer Hit: Unknown





Read Buffer Address Size Req. Block Priority Time Req. Comp
.
Time
Write Buffer Address Size Req. Block Priority Time Req. Comp Time
Block Buffer Address Size Req. Block Priority Time Req. Comp Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] »>Q
Figure 6 Trace Display For Time=l
Figure 6 shows the status of SACS after the first clock cycle. The Cache Waiting
For field shows that SACS is modeling the cache access. Memory Waiting For is Nothing
because the cache does not know if the request is a hit or a miss. Block Waiting For is
Nothing because no read requests have started. The Next Request Time indicates that the
CPU will send another request at Time equal to 2. Cache Hit and Buffer Hit are Unknown
because the cache block still has not been accessed. The request will be mapped to set
number 16, block 64.
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The trace display for Time equal to 2 is shown in Figure 7. This display shows that
the CPU has made the second write request Again, the Cache Waiting For indicates that
the cache is accessing block 64 The Memory Waiting For indicates that memory is
accessing the first word in memory for the last write request The TOD indicates that the
first word will be written to memory at Time equal to 5. Cache and buffer hits are again
Unknown because block 64 has not been accessed The set data indicates that the last write
request at 1 00 validated the first sub block The Read Buffer has the remaining data
needed for block 64 The Rcq. field is the number of bytes required to satisfy the CPU
request None are required in this case because the data was only needed to fulfill a block
management requirement The Write Buffer shows the last write request It also predicts
that the memory write request will be complete at Time equal to 5.
Current Request : Write Time: 2
Address
:
00000108 Next Request Time: 3
Size: 08 TOD: 5
Cache Waiting For: Write Cache Request
Memory Waiting For : Memory Write Access Cache Hit: Unknown
Block Waiting For: Nothing Buffer Hit: Unknown
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 12 00 00064 12 5 10
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000100 04 00 00000 00 3 5
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] »>Q
Figure 7 Trace Display For Time=2
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The next display is for Time equal to 3, and is shown in Figure 8 This display
shows that cache is still working on the last write request. Cache Waiting For still
indicates Write Cache Request because the default for a write hit requires one clock cycle
after the cache has been accessed to update the cache The memory is still waiting for the
memory access of the first write memory request The Next Request Time indicates that
the CPU is waiting for the cache to finish with the last write request
Current Request: Write Time: 3
Address
:
00000108 Next Request Time: 3
Size: 08 TOD: 5
Cache Waiting For: Write Cache Request
Memory Waiting For: Memory Write Access Cache Hit
:
Yes
Block Waiting For: Nothing Buffer Hit: No
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 12 00 00064 12 5 10
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000100 04 00 00000 00 3 5
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] >»Q
Figure 8 Trace Display For Time=3
Figure 9 shows the display for Time is equal to 4. The last write request has
completed and the data provided by the write request was placed in block 64 As a result,
the last two sub blocks are valid. The data was also placed into the Write Buffer At first,
it seems as though the two write memory requests should have been combined The
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resulting request would have had an address of 108 and a size of 12. Because words are
accessed in memory in modulo form, the data for the first sub block would have been
accessed last However, because the last memory write request was in progress, the
request could not modify its starting address. Therefore, two different requests resulted,
and the Read Buffer's memory request size has been reduced by 8 bytes. This is an
example of updating the Read Buffer with write data. This scoreboarding policy is a
default for SACS, and can be disabled The result is that the read request does not have to
access data that was provided by a write request.
Current Request : Read Time: 4
Address
:
00000104 Next Request Time: 6
Size: 02 TOD: 5
Cache Waiting For : Read Cache RequeSt
Memory Waiting For: Memory Write Access Cache Hit: Unknown
Block Waiting For : Nothing Buffer Hit: Unknown
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 04 00 00064 12 3 12
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000100 04 00 00000 00 1 5
00000108 08 00 00000 11 4 9
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] >»Q
Figure 9 Trace Display For Time=4
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Figure 10 shows the trace display for Time equal to 5. The last read request has
turned out to be a miss The buffers were also no help At first glance, it might seem as
though the read buffer should have provided a buffer hit This would have been true if
SACS were in a test mode However, in a non test mode, the read buffer is not searched
because the data is not really available It still has to be read in from memory The first
write memory request starting at address 100 has completed, as predicted at Time equal to
5. The next memory request was chosen to be the write request because it had a high
priority of 1 1, versus the read memory request with a priority of 12 Unfortunately, the
request began before the cache could raise the priority to 1 Once the write request began,
the priority went to to prevent interruption
Current Request: Read Time: 5
Address
:
00000104 Next Request Time: 7
Size: 02 TOD: 8
Cache Waiting For: Read Memory Request
Memory Waiting For: Memory Write Access Cache Hit: No
Block Waiting For : Nothing Buffer Hit: No
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 04 02 00064 10 3 12
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000108 08 00 00000 00 4 9
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] >»0
Figure 10 Trace Display For Run #1, Time=5
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From the TOD in Figure 10, it is obvious that little will happen until at least the first
word is sent to memory. The display trace for Time equal to 8, when the first word is
written to memory, is shown in Figure 11 It shows how SACS adjusts its buffers to
represent individual words sent or rec.. ed from memory. The Memory Waiting For
switched to Memory Write Transfer, illustrating the transition from memory access to
memory transfer The TOD shows that the write will be complete at Time equal to 9,
which is a lot better than the 3 clock cycles normally used to access memory.
Current Request : Read Time: 8
Address
:
00000104 Next Request Time: 10
Size: 02 TOD: 9
Cache Waiting For : Read Memory Request
Memory Waiting For : Memory Write Transfer Cache Hit
:
No
Block Waiting For: Nothing Buffer Hit: No
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Camp Time
00000104 04 02 00064 10 3 12
Write Buffer Address Size Req. Block Priority Time Req. Comp Time
0000010C 04 00 00000 00 4 9
Block Buffer Address Size Req. Block Priority Time Req. Comp Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] >»0
Figure 1 1 Trace Display For Time=8
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Figure 12 shows the completion of the write memory request, and the beginning of
the read memory request at Time equal to 9 The Block Buffer has also been prepared t i
receive the read memory data The Block Waiting For indicates that the Block Buffer is
busy receiving read data from memory The TOA shows that Time 12 is when the read
memory request will be complete.
Current Request : Read Time: 9
Address
:
00000104 Next Request Time: 11
Size: 02 TOD: 12
Cache Waiting For : Read Memory Request
Memory Waiting For: Memory Read Access Cache Hit
:
No
Block Waiting For: Memory Block Transfer Buffer Hit: No
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 04 02 00064 10 3 12
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 00 00 00064 00 3 12
Next Command Please [ T, R, S, C, G #, #, -#, Help] »>Q
Figure 12 Trace Display For Time=9
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Figure 13 shows the completion of the read memory request at Time equal to 12.
The Cache Waiting For indicates Nothing because the request was satisfied when the
required bytes arrived in the block buffer. The memory has nothing to do because both the
read and the write buffers are empty The simulation is not finished however, because the
block buffer still has to update the cache with the new block data. Block Waiting For
shows that the transfer is in progress.
Last Request Read Time: 12
Address
:
00000104 Next Request Time: 13
Size: 02
Cache Waiting For: Nothing
Memory Waiting For: Nothing Cache Hit: No
Block Waiting For: Block Cache Transfer Buffer Hit: No
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
00000104 04 00 00064 00 1 13
Next Command Please [ T, R, S, C, G #, #, -#, Help] >»0
Figure 13 Trace Display For Time=12
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Figure 14 shows the trace display for Time equal to 13 This display shows how
the block buffer updated block 64 One word of data was provided at address 104. making
the second sub block valid Once the block transfer was completed, SACS removed the
memory request from the block buffer.
Last Request Read Time: 13
Address
:
00000104 Next Request Time: 13
Size: 02
Cache Waiting For: Nothing
Memory Waiting For: Nothing Cache Hit: Unknown
Block Waiting For: Nothing Buffer Hit: Unknown
Set Block Address V/D V/D V/D V/D




Read Buffer Address Size Req. Block Priority Time Req. Comp . Time
Write Buffer Address Size Req. Block Priority Time Req. Comp . Time
Block Buffer Address Size Req. Block Priority Time Req. Comp . Time
Next Command Please [ T, R, S, C, G #, #, -#, Help] »>Q
Figure 14 Trace Display For Time=13
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Figure 15 shows the results display. This display is always shown at the end of the
run. It is interesting to note that even with the SACS default parameters, which lean
toward providing the fastest response time to all CPU requests, the average access time for
the one read miss was 8 clock cycles. Had this simulation been done with Dinero HI, the
user could only have assumed that a 2 byte read would have taken the memory access time







































Next Command Please [ T, R, S, C, G#, # -#, Help] >»Q
Figure 15 Results Display
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VIII. CONCLUSION
For more than a decade, caches have been designed and built. Despite the time and
effort spent on cache designs, there seems to be no one design that has emerged as the best
cache design Even the most basic choices, such as associativity, block size, and whether
to use a unified cache or two separate data and instruction caches, has not been a clear
choice, or at least the correct choice was not agreed upon by all concerned.
The diversity of cache designs has been caused by budget constraints, changing
memory technology, and changing CPU bandwidth requirements Without proper timing
information, matching the correct cache to the architecture is more of an art than a science
SACS offers a powerful tool in the early planning phase of a cache design Its large set of
scoreboarding, block management, and cache memory arguments allow the designer to
survey different designs quickly SACS is well documented and provides the designer with
a number of debugging tools, including self-testing and global variable bounds checking
This makes modifying SACS to simulate a unique design feature extremely easy compared
to other programs
As mentioned throughout this paper, the most critical aspect of SACS is its ability
to provide the designer with the average access time Since the ultimate purpose of the
cache is to minimize the average access time, any simulator that does not provide this
number can only hope to provide the designer with superficial and misleading data
55
Future developments of SACS will include more elaborate timing informanon. The
number of histograms will expand to include what the CPU, memory, and block buffer
were waiting for during a run A new stall histogram will be introduced that will allow the
user to easily modify SACS to analyze any combination of conditions. For example, how
many times does a read request wait for access to the cache memory while an old write
miss request updates the allocated block A new global variable will allow the user to
change all the histogram displays to probability density tables.
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APPENDIX






Part Of SACS 1.0 **
(StillAnother Cache Simulator) ' **
**
Program Modified: 3/17/94 **
File Modified: 3/17/94 **
* *
Author: William G. Smith **
Address: Electrical Engineering Department **
Naval Postgraduate School **
Monterey, CA 93940 **
* *
Copyright 1994, William G. Smith **
**
Permission to use, copy, modify, and distribute this software and **
its documentation for any purpose and without fee is hereby granted **
provided that the above copyright notice appears in all copies. No **
modified version of this program should be redistributed without the **
authors consent. William G. Smith makes no warranty or **
representation, promise of guarantee, either expressed or implied, **
with respect to this software's ability to produce valid results. **
This program is provided "as is" any financial, personal or property **
damage caused by the use of this program is the responsibility of the **
user. **
* *
** Page 1-1 **
** SACS.h **
** **




** SACS.h defines all enumeration types. It Contains forward **
** declarations of all functions used in SACS, (not just SACS.c). SACS.h **
** also includes a list of all inline functions (macros) . **
* * * *
** Table of Contents **
** * *
** Cover Page Page 1-1 **
** Enumeration Definitions Page 1- 2 **
** Type Definitions Page 1- 4 **
** *•
** Inline Function Definitions **
** SubBlock (Address) Page 1- 5
Set (Address) Page 1- 5
** BlockAddress (Address) Page 1- 5
WordAddress (Address) Page 1- 5






** Complete List of Function Declarations within SACS **
** SACS.c Page 1- 6 **
** Cache . c Page 1-7 **
* * Memory . c Page 1-8 * *
** TimeEst.c Page 1- 9 **
** Get.c Page 1-10 **
** Display . c Page 1-11 **
** Record. c Page 1-12 **
** Buffer. c Page 1-13 **
** Array. c Page 1-14 **
** TestingSACS . c Page 1-15 **
** Checking. c Page 1-16 **















Listed below are the enumerations used in the SACS environment. **
aitingForTypes, and MemoryWaitingForTypes are on listed on the **
















































































These are all of the type definitions used in the SACS
environment, excluding enumeration types which are listed on the last **
two pages
.













unsigned long int TimeType;
unsigned long int ScoreType;
unsigned long int AddressType;









































S>edef struct MemoryRequestStructType MemoryRequestType;










iedef struct Buf ferStructType BufferType;
/ + ************ + ***•************ + •*** + **************•*••******** + ***********•***
** Page 1- 5 **
** SACS.h **
** **
** Inline Function Definitions **
* * * *
** Description: **
* * * *
** These macros act as inline functions. They are the only **
** macros which act as inline functions within the SACS environment, **
** except those located in "TestSACS . c" . **
* * * +
#define SubBlock (Address) (( (Address) %BlockSize) /SubBlockSize)
#define Set (Address) (( (Address) /BlockSize) %NumberOfSets)
#define BlockAddress (Address) (( (Address) /BlockSize) *BlockSize)
#define WordAddress (Address) (( (Address) /WordSize) *WordSize)
#define SubBlockAddress (Address) ( ( (Address) /SubBlockSize) *SubBlockSize)
escription








This is a list of function declarations within the file scope **
f "SACS.c".
* *
n int mainO; /* Page 2- 8 */
n void LoadArguments ()
;
/* Page 2-11 */
n unsigned long int ScanArgument ( ) ; /* Page 2-14 */
n void InitializeProgramrnersGlobalVariables () ;
/* Page 2-15 */
n void InitializeBuffers ()
;
/* Page 2-16 */
n void Def ineArrays ()
;
/* Page 2-17 */
n void FreeArrays ; /* Page 2-18 */
n void OpenDataFileO ; /* Page 2-19 */
n void CloseDataFileO ; /* Page 2-20 */
n void PauseForCommandO ; /* Page 2-21 */
n void Pause (); /* Page 2-23 */
/ + *****••* + ***************** + ** + + * + * + ******** + ****************************•** + *
** Page 1-7 **
** SACS.h **
** *•
** List of Cache. c Function Declarations **
* • * *
** Description: **
+ * * *
** This is a list of function declarations within the file scope **
** of "Cache. c". **
* * * *
* it*************************************************************
extern void CacheModel ()
;





extern void WriteMiss ()
;
extern void AccessCache ()
;
extern void SelectBlockVictimO ;
extern void SetDirtyBits ()
extern void WriteDirtySubBlocks ()
;
extern void AddToReadBuffer ()
;
extern YesNoType SearchCache ;
extern void AddToWriteBuf fer ()
/* Page 4- 3 */
/* Page 4- 4 */
/* Page 4- 5 */
/* Page 4- 6 */
/* Page 4- 7 */
/* Page 4- 8 V
/* Page 4-10 */
/* Page 4-11 */
/* Page 4-13 */
/* Page 4-14 */
/* Page 4-16 */
/* Page 4-20 */
/* Page 4-21 */














n void MemoryModel ()
;
/* Page 5- 3 */
n void SelectMemoryRequest ()
;
/* Page 5- 4 */
n void StartMemoryReads ()
;
/* Page 5- 5 */
n void ContinueMemoryReads () /* Page 5- 6 */
n void StartMemoryWrites ()
;
/* Page 5- 8 */
n void ContinueMemoryWrites ()
;
/* Page 5- 9 */
n void UpdateCacheO ; /* Page 5-11 */
n void AddAWordToMemoryRequest ; /* Page 5-13 */
n void RemoveAWordFromMemoryRequest ()
;
/* Page 5-14 */
/**•********•*•***•****+******+*******************+***+*•***+********•***•****
** Page 1-9 **
** SACS.h **
** **
** List of TimeEst.c Function Declarations **
** **
** Description: **
* * * *
** This is a list of function declarations within the file scope **
** of TimeEst.c **
* + * *
*****•*•***•****+•******•***********************************************•*
extern void UpdateTimeToExecute ; /* Page 6- 3 */












ern void GetNextRequest ()
;
/* Page 7- 3 */
ern void GetNextFileRequest ()
;
/* Page 7- 5 */
ern void GetNextKeyBoardRequest ( )
;
/* Page 7- 6 */
/+**•****+*******+****+***+**+**********+******+*************+*+*+*+**********
** Page 1-11 **
** SACS.h **
** •*



































DisplayBuf fer ( )
;
DisplayRequestsBreakDown ( ) ;
DisplayRequestHistogram (
)
extern void DisplayStallHistogramO ;
extern ScoreType LastScreenHistogramScore ()
;
extern void DisplayCacheArguments ()
extern void DisplayHelp ()
;
/* Page 8- 3 */
/* Page 8- 4 */
/* Page 8- 5 */
/* Page 8- 6 */
/* Page 8- 7 */
/* Page 8- 8 */
/* Page 8- 9 V
/* Page 8-11 */
/* Page 8-13 */
/* Page 8-14 */
/* Page 8-15 */
/* Page 8-17 */
extern void DisplayTestingHeader ( )
;

































































































































ern void RecordRequest ; /* Page 9- 3 */
ern void RecordStall ()
;
/* Page 9- 5 */
ern void RecordForMatlab ()
;
/* Page 9- 7 */
/****+****+*+**•*******************************+*************++**•****+*******
** Page 1-13 **
** SACS.h **
* * * +
** List of Buffer. c Function Declarations **
* * * *
** Description: **
* * * *
** This is a list of functions declarations within the file scope **
** of "Buffer. c". **
* * * *
extern void Push();
extern MemoryRequestType Pop();
extern void ChangeTopMemoryRequest () ;
extern void Append ();
extern MemoryRequestType View();
extern void Clear ();
extern void Order ();
extern void Splice ();
extern YesNoType Search ();
extern YesNoType UpdatingReadBuf fer ()
;
extern void RemoveZeroSizes () ;
extern YesNoType NoRequestsLeft ()
;
/* Page 10- 3 */
/* Page 10-- 4 */
/* Page 10-- 5 */
/* Page 10-- 6 */
/* Page 10-- 7 */
/* Page 10-- 8 */
/* Page 10-- 9 */
/* Page 10-10 */
/* Page 10-12 */
/* Page 10-13 */
/* Page 10-15 */








This is a list of function declarations within the file scope





rn int *DefineArraylD ; /* Page 11- 3 */
rn int **DefineArray2D ()
;
/* Page 11- 4 */
rn void FreeArraylD ()
;
/* Page 11- 5 */
rn void FreeArray2D () /* Page 11- 6 */
/+*+*+****+*****++•*+****++*****++***•****+**+*+********+***+*+**+***+*++***•*
** Page 1-15 **
** SACS.h **
** **




** This is a list of functions declarations within the file scope **
** of "TestSACS.c". **
*+ * *
it************************************************************
extern void ChangeArguments ; /* Page 12- 6 */
extern void TestSACSO; /* Page 12- 8 */
extern void CreatelnstructionSets ()
;
/* Page 12- 9 */
extern void ShufflinglnstructionSets ()
;
/* Page 12-12 */
extern YesNoType CanBeSwitchedO
;
/* Page 12-14 */
extern void WritelnstructionSet ()
;
/* Page 12-15 */
Description:













:ern void Checking ();
ern void CheckingConstants ;
ern void PrintConstError ()
;
ern void CheckingForValuesOutOfBounds () ;
ern void PrintTimeBoundaryError ()
;
ern void PrintScoreBoundaryError ()
;
ern void PrintSizeBoundaryError ()
ern void PrintEnumBoundaryError ()
ern void CheckingForlnconsistencies ()
ern void PrintTotalTimeError ()
;
ern void PrintTotalScoreError ()
;
ern void CheckingPredictions ()
;
ern void PrintScorePredictionError () ;
ern void PrintTimePredictionError () ;
/* Page 13-- 3 */
/* Page 13-- 4 */
/* Page 13--11 */
/* Page 13--12 */
/* Page 13--15 */
/* Page 13--16 */
/* Page 13--17 */
/* Page 13--18 */
/* Page 13--19 */
/* Page 13--21 */
/* Page 13--22 */
/* Page 13--23 */
/* Page 13--24 */
/* Page 13--25 */
idif
/it****************************************************************************
** Page 2- **
** SACS.c **
** **
** Part Of SACS 1.0 **
** (StillAnother Cache Simulator) **
*• **
** Program Modified: 3/17/94 **
** File Modified: 3/17/94 **
** **
** Author: William G. Smith **
** Address: Electrical Engineering Department **
** Naval Postgraduate School **
** Monterey, CA 93940 **
** **
** Copyright 1994, William G. Smith **
• * * *
** Permission to use, copy, modify, and distribute this software and **
** its documentation for any purpose and without fee is hereby granted **
** provided that the above copyright notice appears in all copies. No **
** modified version of this program should be redistributed without the **
** authors consent. William G. Smith makes no warranty or **
** representation, promise of guarantee, either expressed or implied, **
** with respect to this software's ability to produce valid results. **
** This program is provided "as is" any financial, personal or property **
** damage caused by the use of this program is the responsibility of the **
** user. **
** + *
Page 2- 1 **
SACS.c **
* *




SACS simulates all functions one clock cycle at a time using a **
global variable named Time. Normally it is preferred to preform timing **
simulations using event queues so that time can advance to the next **
event. However, in most cache simulations so many things happen in one **
clock cycle that en event queue would probably not improve the **
preformance of the simulator **
**
**
In the main event loop of SACS, Time is incremented one clock
cycle at a time. Time is never changed by any other procedure.
The requests are entered into the simulation from GetNextRequest
.
Simulation of all events is performed by the Main Event Loop calling **
CacheModel, MemoryModel, and UpdateCache. **
* *
The main procedure of SACS seems to call simulations in a fairly **
strange order. This is because SACS is insuring that all events that **
can be started, during a particular clock cycle are started, and that **
all events that can bomplete during a particular clock cycle do. It **
also gives an inherent priority to the cache access events. **
Specifically accesses from the CPU to the cache are given higher **
priority that accesses from the BlockBuffer. This is why the Update **
Cache procedure is found in three different places in the main loop. **
Memory Model calls are found before and after the CacheModel. This **
allows memory events that are to complete during a clock cycle to do **
so. The Cache Model will then have the benefit of the newly arrived **
data. The MemoryModel call after the CacheModel call insures that any **
new memory request made by the cache are started that clock cycle. **
* *
SACS' s main loop includes the source code to control testing, **
checking, and tracing. The DesiredTime variable is controlled entirely **
by the MainEventLoop. DesiredTime represents a user request to advance **
the simulation to a particular time without the trace on. SACS can not **
run Time backwards. However if the Desired Time. The user can make **
time requests using arguments "G #", "#", "-#". **
Throughout MainEventLoop, CacheWaitmgFor is checked to see if **
it's equal to Nothing. This indicates that the last request has been **
serviced and that the cache is ready for the next request. The **
procedures that model specific events as ReadHit, ReadMiss, and **
AccessCache are called repeatedly during their simulations they use **
Cache Waiting For and Time to determine what to do next. If any of **
these procedures needs to wait for a period either to simulate an **
access or because a resource is not available, then they will set Cache **
Waiting For to the appropriate value. The modeling procedures in **
Memory Model work the same way using Memory Waiting For. **
* *
Whenever SACS finds an error or a discrepancy then the boolean **
variable Discrepancy Found is set to Yes. This forces SACS into a **
trace mode so that the user may try to identify the cause of the error. **
In test mode a discrepancy forces SACS out of test mode so that the **
trace file that caused the error is not erased by a new file. **
* *
/•••It******************************************************
** Page 2-2 **
** SACS.c **
** +*




** SACS.c contaxns the source code for main(), which contains the **
** main loop. All initialization of global variables, array definitions, **
** and file management are done inside "SACS.c". **
* + * *
** For information on what SACS does see the User's Guide. **
** **
** For information on how to run SACS see the User's Guide. **
** **
** For information on how to modify SACS see the Programmer's Guide. **
** •*
** For information on how SACS works see the Programmer's Guide. **
*+ •*
** Table of Contents **
*+ **
** Cover Page Page 2- 1 **
** User Defined Global Variables Page 2- 3 **
** Programmer Defined Global Variables Page 2-4 **
** Enumerator Strings Page 2-5 **
** List of SACS.c Function Declarations Page 2- 7 **
** mainO Page 2- 8 **
** LoadArguments Page 2-11 **
** ScanArgument () Page 2-14 **
** InitializeProgrammersGlobalVariables () . Page 2-15 **
** InitializeBuffers () Page 2-16 **
** DefineArraysO Page 2-17 **
** FreeArraysO Page 2-18 **
** OpenDataFileO Page 2-19 **
** CloseDataFileO Page 2-20 **
** PauseForCommandO Page 2-21 **







Page 2- 3 **
* *SACS .
C
User Defined Global Variables
Description:






















































































ckReplacementPolicyType BlockReplacementPolicy = LRU; /* -brp */
tePolicyType WritePolicy = WriteThrough; /* -wp */

































Yes, /* -rf -drf */
No; /* -ewfew -dewfew */
Yes, /* -sbb -dsbb */
Yes, /* -urb -durb */
Yes, /* -rrd -drrd V
Yes /* -rwd -drwd */
1, /* -rpr */
2 /* -wpr */
3 /* -rfwapr */
4 / * -wdbpr */
100 /* -npr */
No /* -t -dt */
Yes 1 /* -c -de */
No 1 /* -test */
No; /* -kbio -fio */










** Page 2-4 **
** SACS.c **
** **
** Programmer Defined Global Variables. **



























































































































Enumerator strings are string copies of enumeration types. These **































** Page 2-6 **
** SACS.c **
** * *










** numerator strings are string copies of enumeration types. These **







* + + +




























"Block Cache Access ",
"Block Cache Transfer "
};
Page 2- 7 **
SACS.c **
*•









/* Page 2- 8 */
i LoadArguments ()
;
/* Page 2-11 */
igned long int ScanArgument ()
;
/* Page 2-14 */
InitializeProgrammersGlobalVariables () ; /* Page 2-15 */
InitializeBuffers ()
;
/* Page 2-16 */
DefineArrays ()
;
/* Page 2-17 */
FreeArrays ()
;
/* Page 2-18 */
OpenDataFileO /* Page 2-19 */
CloseDataFileO ; /* Page 2-20 */
PauseForCommandO ; /* Page 2-21 */
Pause (); /* Page 2-23 */
fir****************************************************************************




























if (Test==Yes) TestSACS (PredictedNumberOfAccesses, PredictedNumberOfHits) ;













Main Event Loop. **
* *
it*************************************************************************/









if (BlockWaitingFor==BlockCacheAccess && BufferCacheAccessTime==0)
UpdateCache ()
;







if (Time==DesiredTime) { Trace=Yes; DesiredTime=0; }
if (CacheWaitingFor !=Nothing &&
( (CPUWaitsForCacheWrites && Request==Write) I I Request==Read)
)
TimeOfNextRequest ++;


































if (Time>DesiredTime && DesiredTime! =0) Time=0;
)
/*****************************************************************************
** Page 2-10 **
** SACS.c **
** **
** End Of Main Event Loop. **
** **
****************************************************************************
















































LoadArgument s takes the argument list argv and changes the **









for (i=l; i<argc; i++)
{
if ( ! (strcmp (argv [i] , "-cs"
CacheSize
if (! (strcmp (argv [i], "-bs"
BlockSize
if (! (strcmp (argv [i] , "-sbs"
SubBlockSize
if (! (strcmp (argv [i] , "-a"
Associativity
if (! (strcmp (argv [i] , "-ws"
WordSize
if (! (strcmp (argv [i] , "-rcat"
ReadCacheAccessTime
if (! (strcmp (argv [i] , "-rcht"
ReadCacheHitTime
if (! (strcmp (argv [i] , "-rcmt"
ReadCacheMissTime
if (! (strcmp (argv [i] , "-wcat"
WriteCacheAccessTime
if (! (strcmp (argv [i] , "-wcht"
WriteCacheHitTime
if (! (strcmp (argv [i] , "-wcmt"
WriteCacheMissTime
if (! (strcmp (argv [i] , "-mat"
MemoryAccessTime
if (! (strcmp (argv [i] , "-mtt"
MemoryTrans ferTime
if (! (strcmp (argv [i] , "-beat"
Buf ferCacheAccessTime
if (! (strcmp (argv [i] , "-rbs"
ReadBufferSize































































for (j=0; j<NumberOfReplacementPoliciesAvailable; j++)
{
















for (j=0; j<NumberOfWritePoliciesAvailable; j++)
{










if (! (strcmp (argv[i] , "-wmp") )
{
WriteMissPolicy=-l;
for (j=0; j<NumberOfWriteMissPoliciesAvailable; j++)
{























































-rf " ) )
)































if (! (strcmp (argv[i] , "-rpr"
ReadPriority
if (! (strcmp (argv [i] , "-wpr"
WritePriority
)))
= ScanArgument (argv[++i] )
;
)))
= ScanArgument (argv [++i] )
if (! (strcmp (argvti], "-rfwapr") )
ReadForWriteAllocatePriority = ScanArgument (argv [++i] )
if (! (strcmp (argvfi] , "-wdbpr"
WriteDirtyBlockPriority
)))
= ScanArgument (argv [++i] )








= ScanArgument (argv [++i] )
(strcmp (argv [i] , "-t"
(strcmp (argvti] , "-dt"
(strcmp (argv[i] , "-c"
(strcmp (argv[i] , "-de"












if (! (strcmp (argvfi] , "-kbio" )))
if (! (strcmp (argvfi], "-fio" )))










(! (strcmp (argv[i] , "-shmi" )))
ScreenHistogramMaxIndex
(! (strcmp (argv[i] , "-fhmi" )))
FileHistogramMax Index
= ScanArgument (argv [++i] ) ;
= ScanArgument (argv [++i] )
/IT****************************************************************************




+ • + +
** Description: **
* * •*
** ScanArgument scans the input string for an unsigned long int, **
** if one is not found an error is raised. **
* * + *
* ••••it********************************************************
unsigned long int ScanArgument (Argument)
char *Argument;
{
unsigned long int Temp;
if (sscanf (Argument, "%U",&Temp) !=1)
{












InitializeProgrammersGlobalVariables takes the user defined global
ariables and calculates programmer defined global variables, which are
:onstant, once the input paramaters are determined, and reinitializes



























































** Page 2-16 **
** SACS.c **
* * * *
** InitializeBuffers **
* * * *
** Description: **
* * **
** InitializeBuf fers places the buffers in an empty state, with **
** their Max values set to the appropriate size. **
+ + * *
**************************************************************************
void InitializeBuf fers ()
{
ReadBuffer.Full = No;
ReadBuffer. Empty = Yes;
ReadBuffer .Next = 0;
WriteBuffer = ReadBuffer;
BlockBuffer = ReadBuffer;
ReadBuffer .Max = ReadBufferSize-1;
WriteBuffer .Max = WriteBuf ferSize-1;
BlockBuffer. Max = 0;
ReadBuffer .Wait ingForFlag = CacheWaitmgForFullReadBuffer;
WriteBuffer .Wait ingForFlag = CacheWaitmgForFullWriteBuf fer;





























































































* * * *
** Description: **
* + **


































FreeArraylD (NumberOfAccesses, NumberOfRequestsAvailable) ;
FreeArraylD (NumberOfCacheHits, NumberOfRequestsAvailable)
FreeArraylD (NumberOfBufferHits, NumberOfRequestsAvailable) ;









OpenDataFile opens the file specified by DataFileName for **









if ( (DataFile=fopen (DataFileName, "r" ) ) ==NULL)
{








if ( (DataFile-fopen (DataFileName, "w+" ) ) ==NULL)
{






























PauseForCommand controles the displays. It takes input for the **
keyboard to determan which display to provide. It also adjusts the **















.f (Trace==Yes) LastDisplayMode=' t' ; else LastDisplayMode=' r'
;
rhile (DisplayMode ! =LastDisplayMode)






if (LastDisplayMode==' r' DisplayRequestsBreakDown ()
;
if (LastDisplayMode==' s' DisplayStallHistogramO ;
if (LastDisplayMode==' c' DisplayCacheArguments ()
;
if (LastDisplayMode=='h' DisplayHelpO ;





scanf ("%c", &InputString[ Index] )
;
}
while (InputString [ Index] !=' \n' )
while (InputString[0]==' ')
for (lndex=0; InputString [ Index] !=' \n' ; Index++)




if (CommandChar>=' A' && CommandChar<=' Z' ) CommandChar+= (' a'-' A' )
;
cn
** Page 2-22 **
* * SACS . c * *
* * * +
** PauseForCommand **
** continued , **
* + * *









TmpStnngPt= Input St ring;
TmpStringPt++;





TmpSt ringPt= Input St ring;
TmpStringPt++;
if (sscanf (TmpStringPt, "%U", &TmpTime)==l) DesiredTime=TmpTime;
Trace=No;
}
if (CommandChar==' t' DisplayMode=' t'
if (CommandChar==' r' DisplayMode=' r'
if (CommandChar==' s' DisplayMode=' s'
if (CommandChar==' c' DisplayMode=' c'
if (CommandChar=='h' DisplayMode=' h'















rintf("\nHit the return key to Continue:");
bo
{
scanf ("%c", & InputCharacter) ;
}
hile ( InputCharacter ! =' \n' )
;
fir************************************************-****************************





** Part Of SACS 1.0 **
** (StillAnother Cache Simulator) **
** **
Program Modified: 3/17/94 **
** File Modified: 3/17/94 **
** + *
** Author: William G. Smith **
** Address: Electrical Engineering Department **
** Naval Postgraduate School **
Monterey, CA 93940 ****
* *
** Copyright 1994, William G. Smith *
** ^
** Permission to use, copy, modify, and distribute this software and '
** its documentation for any purpose and without fee is hereby granted 1
** provided that the above copyright notice appears in all copies. No i
** modified version of this program should be redistributed without the '
** authors consent. William G. Smith makes no warranty or 1
** representation, promise of guarantee, either expressed or implied, '
** with respect to this software's ability to produce valid results. '
** This program is provided "as is" any financial, personal or property '













Global. h is the only include file needed by all of the SACS source **
files. It contains all the global variables, both user and programmer **
iefined variables. The user defined variables represent all the input **
parameters. The programmer defined variables represent all global **
variables that are shared between all the SACS source code files, that **
;he user does not have access to. **
* •
SACS.c defines all of the initial values of the global variables **




Table of Contents **
**
Cover Page Page 3- 1 **
User Defined Global Variables Page 3- 2 **







/************************************************************** + + + + ), + + + + + + + + + +










User Defined Global Variables
Description:






























































































































































































































































Part Of SACS 1.0 **
(StillAnother Cache Simulator) **
**
Program Modified: 3/17/94 **
File Modified: 3/17/94 **
+ *
Author: William G. Smith **
Address: Electrical Engineering Department **
Naval Postgraduate School **
Monterey, CA 93940 **
* +
Copyright 1994, William G. Smith **
**
Permission to use, copy, modify, and distribute this software and **
its documentation for any purpose and without fee is hereby granted **
provided that the above copyright notice appears in all copies. No **
modified version of this program should be redistributed without the **
authors consent. William G. Smith makes no warranty or **
representation, promise of guarantee, either expressed or implied, **
with respect to this software's ability to produce valid results. **
This program is provided "as is" any financial, personal or property **
damage caused by the use of this program is the responsibility of the **
user. **
**
*••*****• + *********************************** + *************** + + + ***********/







** CacheModel makes all the necessary calls to simulate cache memory. **
** CacheModel decides which calls to make, based on the value of CacheHit, **
** and Request. This function is called every time Time is incremented. **
** If there are no read or write requests waiting to be completed the **
** function does nothing. The value of CacheHit will remain Unknown until **
** the appropriate cache access time has expired. Then CacheModel will **
** call IsRequestAHit to determine if the request is a hit or a miss. **
* * * *
** Table of Contents **
* * **
** Cover Page Page 4- 1 **
** List of Cache. c Function Declarations Page 4- 2 **
** CacheModel Page 4- 3 **
** IsRequestAHit () Page 4- 4 **
** ReadHitO Page 4- 5 **
** ReadMissO Page 4- 6 **
** WriteHitO Page 4- 7 **
** WriteMissO Page 4- 8 **
** AccessCache () Page 4-10 **
* * **
** SelectBlockVictimO Page 4--11 **
** SetDirtyBits ( ) Page 4-13 **
** WriteDirtySubBlocks () Page 4-14 **
** AddToReadBuffer () Page 4-16 **
** SearchCacheO Page 4-20 **
** AddToWriteBufferO Page 4-21 **




































Type SearchCache ( )
AddToWriteBuf fer ( )
;
/* Page 4- 3 */
/* Page 4- 4 */
/* Page 4- 5 */
/* Page 4- 6 */
/* Page 4- 7 */
/* Page 4- 8 */
/* Page 4-10 */
/* Page 4-11 */
/* Page 4-13 */
/* Page 4-14 */
/* Page 4-16 */
/* Page 4-20 */
/* Page 4-21 */
/**********•***•*•**•*******••*******•*****•***++************••**•+***********









** CacheModel makes all the necessary calls to simulate cache memory. **
** CacheModel decides which calls to make, based on the value of CacheHit, **
** and Request. This function is called every time Txme is incremented. **
** If there are no read or write requests waiting to be completed the **
** function does nothing. The value of CacheHit will remain Unknown until **
** the appropriate cache access time has expired. Then CacheModel will **





if (CacheHit==Unknown && Request !=None)
{
if (Request==Read )
AccessCache (ReadCacheAccessTime, CacheWaitingForReadCacheRequest) ;
if (Request==Write)
AccessCache (WriteCacheAccessTime, CacheWaitingForWriteCacheRequest) ;
if (CacheWaitmgFor==Nothing) IsRequestAHit () ;
}
if (CacheHit==Yes && Request==Read ) ReadHitO;
if (CacheHit==No && Request==Read ) ReadMissO;
if (CacheHit==Yes && Request==Write) WriteHitO;














IsRequestAHit determines if the request is a hit or a miss, and **
ets CacheHit to the appropriate value. IsRequestAHit will find the **
etNumber that the data is supposed to be in. Then all **
acheBlockAddresses in that set will be checked to see if they equal **
he BlockAddress for that request. If the correct block is found, **
(hen all sub blocks that are required to satisfy the request will be **
nspected for validity. If all required sub blocks are valid then **





zeType SetNumber = Set (RequestAddress)
;
zeType FirstBlock = SetNumber*Associativity;





Ir (BlockIndex=FirstBlock; BlockIndex<=LastBlock; BlockIndex++)
<





for (SubBlockIndex=SubBlock (RequestAddress) ;
SubBlockIndex<=SubBlock (RequestAddress+RequestSize-1) ;
SubBlockIndex++)






** Page 4-5 **
** Cache. c **
** #*
** ReadHit **
* * * *
** Description: **
** **
** ReadHit is called to simulate a cache hit during a read request. **
* *
* *
Read Hit simply finishes simulating the cache access for the hit. **
ReadCachHitTime is the time required to send the data from the cache **
** to the CPU. Note that the Ttime to locate the block in the cache is **
** simulated in CacheModel. ReadHit is called repeatedly while Time is **
** incremented until Access Cache returns with CacheWaitingFor equal to **
** Nothing. AccessCache will return CacheWaitingFor equal to **
















ReadMiss is called to simulate a cache miss during a read request. **
ReadMiss first simulates the time it would take to perform all block **
•nanagement for a read miss. This time is called Read Cache Miss Time. **
Dnce that time has passed Read Miss calls Select Block Victim to pick a **
olock in the set. When SelectBlockVictim returns with CacheWaitingFor **
squal to Nothing the Request Block Number will contain the new block **
lumber where the data will be placed. **
*•
Once the new block has been chosen, ReadMiss will call **
\ddToReadBuffer . If ReadForward is selected, then RequiredSize for the **
nemory request will be equal BlockSize. The RequiredSize in the read **
nemory request tells the MemoryModel how much of the requested data **
mist be read into the BlockBuffer before resetting Cache WaitingFor **
oack to Nothing. By setting RequiredSize equal to BlockSize, Read Miss **
is forcing Memory Model to read in the entire block before setting **
^ache aiting For back to Nothing. Once the Memory Model has read in **
-he data, it is assumed to be able to the CPU during that clock cycle. **
* *












































** WriteHit is called to simulate a cache hit during a write request. **
** Write Hit will first simulate the time to write the data to the **
** RequestBlockNumber in the cache. Note that the time tc locate the **
** block was simulated by CacheModel. Once WriteCacheHitTime has expired **
** then WriteHit will perform the block management for the request. The **
** block management is dictated by the WritePolicy. For a WriteBack **
** policy the sub blocks written to must have their dirty bits set. This **
** is done by SetDirtyBit . For a WriteThrough policy the request must be **




























CacheValidBit [RequestBlockNumber] [SubBlock (TempAddress) ]=Yes;



























WriteMiss is called to simulate a cache miss during a write **
-equest . WriteMiss will first simulate the time needed to perform **
til block, management requests. The time is called WriteCacheMissTime
.
**
'his is only the time required to make the requests, not the time **
equired to complete the block management requests. The time to **
letermine that a miss occurred was simulated by CacheModel. Once the **
IriteCacheMissTime has expired, then WriteMiss will perform all block **
lanagement requests. The memory requests are dictated by the **
ifriteMissPolicy . The simplest policy is WriteAround. For a **
FriteAround policy the write data is placed in the WriteBuffer by **
.ddToWriteBuf fer . WriteAllocate however, is the toughest simulation **
;.n SACS. WriteMiss must first choose a block to put the new data in. **
'his is done by SelectBlockVictim. Then the block data not provided **
>y the write has to be read in. This read request is made by
.ddToReadBuffer . Because the read address is calculated by adding the
equest size to the address. The new address may be in the next block
;o to make the addition modulo the BlockSize may have to be subtracted
Fhen the read request has been make then the sub blocks that were **
rritten to in there entirety will have there valid bits set. If only **
>art of a sub block was written to then the CacheValidBit will not be **
iet. **
**
WriteMiss then uses the WritePolicy to dictate how the write data **
.s to update the memory. For a WriteBack policy dirty bits are set by **
ietDirtyBits . For a WriteThough the data is added to the WriteBuffer **
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if ( (CacheWaitingFor==Nothing I I
CacheWaitingFor==CacheWaitingForFullWriteBuffer) &&
CacheBlockAddress [RequestBlockNumber] ==BlockAddress (RequestAddress)
)
{
for (TempAddress =SubBlockAddress (RequestAddress+SubBlockSize-1) ;
TempAddress <SubBlockAddress (RequestAddress+RequestSize) ;
TempAddress+=SubBlockSize)













print f ("WritePolicy not defined for [WriteMiss] procedure");


























AccessCache is called to simulate a the CPU accessing the cache.
AccessCache first waits for the cache not to be busy. The only reason
could be busy is if the BlockBuffer is in the process of updating
:he cache. During this time AccessCache will return CacheWaitingFor
;qual to CPUCacheAccess . Once the cache is not busy then CacheBusy is
set to Yes locking out the BlockBuffer from accessing the cache. Then
:acheWaitingFor will set equal to WaitingForRequest this is a local
rariable passed by the caller. It will either be equal to
leadCacheAccess, or WriteCacheAccess . Then CacheBusy is set for the
:ime specified by RequestTime. RequestTime is a local variable. It
:ould equal any of the hit, miss, or access times. Once RequestTime
las expired then AccessCache will set CacheBusy equal to No, and
























/ + + + + + + + ** + + ** + *** + + + ***** + ********************* + + ++***** + *** + + + **** + ******* + *









** SelectBlockVictim chooses the next block tc ^e used, and writes **
the dirty subblocks out to the WriteBuffer. Se "BlockVictim first **
surveys the cache set that the RequestAddress ntr o to. The servey **
includes finding the block that was least recently accessed. This **
BlockNumber is stored in LRUBlock. Once the set has been surveyed **
then the ReplacementPolicy dictates how the block is chosen. For the **
LRU policy Request Block Number xs set equal to LRUBlock. For the **
FIFO policy CacheNextBlock keeps track of the next victim block for **
each set. CacheNextBlock is initialized to all zeros during the **
beginning of a run. Therefore it must be checked to see if it is **
between the first, and last blocks for the set. If it is not then **
** CacheNextBlock for SetNumber is reset to FirstBlock. Once **
** SelectBlockVictim knows it has a valid Cache Next Block then **
RequestBlock is set equal to it. Then CacheNextBlock for the **













randomly from all the blocks in the set
SelectBlockVictim writes all dirty sub blocks to the WriteBuffer **
using WriteDirtySubBlocks . WriteDirtySubBlocks takes care of clearing
the dirty and valid bits in the block. Once SelectBlockVictim is
called and it gets to the bottom of the function with Cache..aitingFor **




* * f o Hi r-t- \r ar\r\ rra 1 i H h-it-e; -in V-ilrn-t rp Qe*1er't-R'lr>f->\7if~--iTri ic +*
* *
** P c
** is set equal to the block address of RequestAddress. **
* * * *
void SelectBlockVictim ()
{
SizeType SetNumber = Set (RequestAddress) ;
SizeType FirstBlock = SetNumber*Associativity;
SizeType LastBlock = FirstBlock+Associativity-1;
SizeType Blocklndex;
SizeType SubBlocklndex;
TimeType LRUTime = Time+1;
SizeType LRUBlock;










)r (BlockIndex=FirstBlock; BlockIndex<=LastBlock; BlockIndex++)
{





















if (CacheNextBlock[SetNumber] <FirstBlock ||

















CacheBlockAddress [RequestBlockNumber] =BlockAddress (RequestAddress) ;
/** + * + **•******* + ***** + * + ***** + **••* + *•*****• + *** + * k + 1r + -kirir + -kir-<r + ** + + + * +
-k + -k + *-k +
-k
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** SetDirtyBits sets the dirty bits for all sub blocks that contains **
** data that was modified by a write request. **



















WriteDirtySubBlocks is called to simulate writing all the dirty **
ub blocks in RequestBlock . WriteDirtySubBlocks not only clears all **
he dirty bits. It also clears all the valid bits. **
riteDirtySubBlocks prepares a block to receive new data, and is called **
fter a block has been selected as a victim. WriteDirtySubBlocks will **
earch the block for consecutive dirty blocks and splice them together **
nto one write request. The write request is then added to the **
riteBuffer. All of the sub blocks that make up the request will have **
heir dirty and valid bits cleared. This process of searching and **
riting is repeated until all the bits are not dirty. Then all the **




zeType SubBlock Index = 0;
dressType MemoryRequestAddress = CacheBlockAddress [RequestBlockNumber]
;
! zeType MemoryRequestSize = 0;
'iorityType MemoryRequestPriority = WriteDirtyBlockPriority;
** Page 4-15 **









while ( (CacheDirtyBit [RequestBlockNumber] [SubBlocklndex] ==No II























while (SubBlockIndex<NumberOfSubBlocks && CacheWaitingFor==Nothing) ;
if (CacheWaitingFor==Nothing)
for (i=0; KNumberOfSubBlocks; i++)
CacheValidBit [RequestBlockNumber] [i]=No;
}










AddToReadBuffer takes the elements of a request, and adds the **
request to the ReadBuffer. It will perform all of the searches, and **
updates necessary to support the appropriate scoreboarding protocals. **
**
AddToReadBuffer will begin by searching the cache, and **
BlockBuffer for each byte in the request starting at the beginning of **
the request. Every time a byte is found in one or the other then the **
Address is incremented, while Size and RequiredSize are decremented. **
This simulates removing the available data from the front of the **
request. Then AddToReadBuffer will search the cache, and BlockBuffer **
for the data at the end of the request. Every time a byte is found **
then the Size of the request is decremented by one. If the byte was a **
required byt then the RequiredSize is decremented also. This simulates **
removing any data available from the end of the request. **
AddToReadBuffer is either left with a request that has a Size equal to **
zero or the end points are both needed from memory. If the RequiredSize **
is zero then the request is a buffer hit, otherwize the request is a **
buffer miss. If the request is already a cache hit then the buffer **
hit is for some block management request. These kinds of buffer hits **
are not recorded because it would confuse the ResultsDisplay, by making **
it possible to get a hit rate greater tha 100%. If the Size is not **
zero and Remove ReadDuplicates is eaual to No then the request is **
added to the end of the ReadBuffer using Append. Append is a buffer **
utility that adds the request to the end of the buffer. The request **
must be added to the end of the buffer in ouder not to interfere with **
MemoryModel which maybe in the middle of a memory read. If **
RemoveReadDuplicates is equal to Yes then the first byte in the request **
will be spliced into the Read Buffer. **
**
Splice is another buffer utility. Splice will first search the **
ReadBuffer for the byte if it cant't find a request in the buffer that **
contains the byte then it will search for a read request that is **
getting data from the same block. If one is found then the request is **
modified to include the new read byte request. If no suitable request **
can be found then Splice will add a one byt request to the Read Buffer. **
The Address is then incremented while the Size, and Required Size are **
decremented. Then the cache, and BlockBuffer are searched for the next **
byte. If it is not found then the next byte is spliced into the **
ReadBuffer. This process is repeated until all of the bytes of the **
request have either been spliced into the ReadBuffer or found. **
* *
+ *The BufferHit is normally defined as when the data is available
but in the cache. However in order to support the testing of SACS, **
the definition of a buffer hit is redefined to mean that a request was **
found to have accrued recently, and that given time to complete all **
clock management the requested data would have been in the cache. **
This allows TestSACS to predict the hits of a test run without taking **




Every time a request is spliced into the read or write buffers
then the TimeToExecute, and CompletionTimeExtamate must be
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** Cache. c **
• * **

















































if (SearchCache (Address )==Yes)
FoundByte=Yes;















(BlockAddress (ByteAddress) !=CurrentBlockAddress) ByteAddress-=BlockSize;
'undByte=Yes;
file (FoundByte==Yes && Size>0)
(
FoundByte=No;
if (SearchCache (ByteAddress) ==Yes)
FoundByte=Yes;













l (Request==Read && Test==No)
{





L (RequiredSize==0 && Request==Read) CacheWaitingFor=Nothing;
^adMemoryRequest .Address = Address;
SidMemoryRequest .Size = Size;
RadMemoryRequest .RequiredSize = RequiredSize;
i (RemoveReadDuplicates==No && Size>0)
Append (&ReadBuf fer, &ReadMemoryRequest )
;











ile (Size>0 && RemoveReadDuplicates==Yes)
<
FoundByte=No;
if (SearchCache (Address) ==Yes)
FoundByte=Yes
;
else if (SearchBlockBuf fer==Yes && Search UBlockBuf fer, Address))
FoundByt e=Yes;
if (FoundByte==No)
Splice (&ReadBuf fer, Address, RequiredSize, Block, Priority) ;
Address++;





















+ * * •
** Description: **
*• * +
** SearchCache is called by AddToReadBuf fer to find any parts of **
** the request that may be already located in the cache. This must be **
done because if a read request follows a write request using a write **
allocate policy then part of the read may be in the cache while the **
rest may still need to be read from memory. Search Cache checks all **
CacheBlockAddresses in the cache set. If any of the cache block **
addresses equals the block address of the byte, then Search Cache **
checks the CacheValidBit for the sub block that the byte is located in. **













SizeType FirstBlock = Set (Address) *Associativity;
SizeType LastBlock = FirstBlock+Associativity-1;
SizeType Blocklndex;
YesNoType FoundByte;
for (BlockIndex=FirstBlock; BlockIndex<=LastBlock; BlockIndex++)
if (CacheBlockAddress [Blocklndex] ==BlockAddress (Address)
)












AddToWriteBuffer adds one record to write buffer. It also updates **
[he ReadBuffer it the UpdateReadBuf fer arguments is asserted. The **
irocess of updating the ReadBuffer is simply changein the requests so **
hat data make available by the write request is not requested form **
lemory . UpdateReadBuf fer should not be used unless the word and sub **
dock sizes are equal. This is because a write request may reduce a **
ead request to where the read request will not be large enough to **
•alidate a sub block. The write request may alsobe unable to set any **
•alid bits because of sub block alignment. The result is that a sub **
ilock was supposed to be read in is not. **
* *
********•**************+*****+*********************************+********/








: dressType CurrentBlockAddress = BlockAddress (Address)
;
• zeType NoBytes;
: fferSizeType OldWriteBufferNext = WriteBuf fer .Next;
' iteMemoryRequest .Address = Address;
' iteMemoryRequest .Size = Size;
t iteMemoryRequest .RequiredSize = 0;
f iteMemoryRequest .Block = 0;
i iteMemoryRequest .Priority = Priority;
i iteMemoryRequest .AccessInProgress = No;
t iteMemoryRequest .TimeToExecute = 0;
t iteMemoryRequest . CompletionTimeEstimate = 0;
/*+*+****+******•**********••*+************+*********+*************•*****+*+**

















for (NoBytes=0; NoBytes<Size; NoBytes++)
{
if (UpdatingReadBuffer (ByteAddress)==Yes) FoundByte=Yes;
ByteAddress++;




if (RemoveWriteDuplicates==No && Size>0)
Append (&WriteBuf fer, SWriteMemoryRequest)
;
while (RemoveWriteDuplicates==Yes && Size>0)
{
Splice (SWriteBuf fer, Address, 0, 0, Priority)
Address++;







if (WriteBuffer.Next==01dWriteBufferNext && CacheHit==No) BufferHit=Yes;
if (WriteBuffer.Next==01dWriteBufferNext &&











Part Of SACS 1.0
(StillAnother Cache Simulator) **
+ +
Program Modified: 3/17/94 **
File Modified: 3/17/94 **
+ *
Author: William G. Smith **
Address: Electrical Engineering Department **
Naval Postgraduate School **
Monterey, CA 93940 **
* *
Copyright 1994, William G. Smith *+
* *
Permission to use, copy, modify, and distribute this software and **
its documentation for any purpose and without fee is hereby granted **
provided that the above copyright notice appears in all copies. No **
modified version of this program should be redistributed without the **
authors consent. William G. Smith makes no warranty or **
representation, promise of guarantee, either expressed or implied, **
with respect to this software's ability to produce valid results. **
This program is provided "as is" any financial, personal or property **
damage caused by the use of this program is the responsibility of the **
user. **
+ *
** Page 5-1 **
** Memory. c **
+ * **
** Description: **
* * * *
** Memory. c contains all functions that relate to the simulation of **
** main memory. Memory Model makes all the necessary calls to simulate **
** main memory. MemoryModel decides which calls to make, based on **
** MemoryWaitingFor . This function is called every time Time is **
** incremented. If there are no read or write requests waiting to be **
** completed, the function does nothing. Memory Model contains a loop **
** that forces the procedure to continue modeling until TOA and TOD are **
** not equal to Time. This insures that if there are any events that **
** occur in zero clock cycles then the next event is allowed to start. **
* * * *
** Memory Model calls SelectMemoryRequest to choose a request from **
** either the read or the write buffers. Memory Model calls Start Reads, **
** and Start Writes, to simulate accessing memory and receiving the first **
** word of a memory request. ContinueMemoryReads, and **
** ContinueMemoryWrites are then called to simulate the memory transfer **
** of the following words of data. **
* + * *
** The simulation of main memory includes: **
* * * *
** Choosing memory request from read, write buffers. **
** Simulated memory access times. **
** Simulated memory transfer times. **
** Cache Update after memory read. **
** **
** Table of Contents **
* * * *
** Cover Page Page 5-1 **
** List of Memory. c Function Declarations .... Page 5- 2 **





** ContinueMemoryWrites () Page 5- 9
** UpdateCacheO Page 5-11 **
** AddAWordToMemoryRequest ( ) Page 5-13 **
** RemoveAWordFromMemoryRequest () Page 5-14 **
* + * *
SelectMemoryRequest Page 5-4 **
StartMemoryReads Page 5-5 **
ContinueMemoryReads () Page 5-6 **




















/* Page 5- 3 */
SelectMemoryRequest ( )
;
/* Page 5- 4 */
StartMemoryReads ()
;
/* Page 5- 5 */
ContinueMemoryReads () /* Page 5- 6 */
StartMemoryWrites ()
;
/* Page 5- 8 */
ContinueMemoryWrites ()
;
/* Page 5- 9 */
UpdateCacheO ; /* Page 5-11 */
AddAWordToMemoryRequest () /* Page 5-13 */
RemoveAWordFromMemoryRequest ()
;
/* Page 5-14 */
/*•*+***********+*+*+**•*•+*+***+*•*•*•*+***•**++*+***********************•***




* + * *
** MemoryModel **
* * * *
** Description: **
* * * *
** Memory. c contaxns all functions that relate to the simulation of **
** main memory. Memory Model makes all the necessary calls to simulate **
** main memory. MemoryModel decides which calls to make, based on **
** MemoryWaitingFor . This function is called every time Time is **
** incremented. If there are no read or write requests waiting to be **
** completed, the function does nothing. Memory Model contains a loop **
** that forces the procedure to continue modeling until TOA and TOD are **
** not equal to Time. This insures that if there are any events that **
** occur in zero clock cycles then the next event is allowed to start. **
*+ **
** Memory Model calls SelectMemoryRequest to choose a request from **
** either the read or the write buffers. Memory Model calls Start Reads, **
** and Start Writes, to simulate accessing memory and receiving the first **
** word of a memory request. ContinueMemoryReads, and **
** ContinueMemoryWrites are then called to simulate the memory transfer **
** of the following words of data. **
* * The simulation of main memory includes
** Choosing memory request from read, write buffers. **
** Simulated memory access times. **
** Simulated memory transfer times. **











































SelectMemoryRequest is called when memory is waiting for nothing. **
SelectMemoryRequest chooses a request from either the read or write **
buffers, based on priority. The request is not returned however, the **
request is left at the top of the buffer with its Priority and **
Accesslnprogress set equal to Yes. If a request is found then **
MemoryWaitingFor is set to MemoryReadRequest, or MemoryWriteRequest **


























ReadMemoryRequest . Access InProgress=Yes;
ReadMemoryRequest .Priority=0;
ChangeTopMemoryRequest (&ReadBuf fer, &ReadMemoryRequest) ;
}
lse if (WriteMemoryRequest .Priority !=NoPriority)
{
*MemoryWaitingFor=MemoryWaitingForMemoryWriteRequest;
WriteMemoryRequest . Access InProgress=Yes;
WriteMemoryRequest .Priority=0;
ChangeTopMemoryRequest (SWriteBuf fer, &WriteMemoryRequest) ;
}





















** StartMemoryReads begins a read request, simulating the first word **
read from memory. The time to complete this read is called **
MemoryAccessTime. The BlockBuffer is initialized in preparation to **
** receive the new data words. If BlockWaitingFor is not equal to **
** Nothing the StartMemoryReads will have to wait until it is before **
allowing the new memory read request to start. If StartMemoryReads **
does have to wait for the cache then MemoryWaitingFor it set equal to **
CacheUpdate, otherwise MemoryWaitingFor is set to MemoryReadAccess
.
**
The new block record is equal to the ReadBuffer with its sizes set to **
zero. This gives the Block Memory Request the same block number and **
the ReadMemoryRequest . The Address is aligned to WordSize. The **
Address must be aligned because the words read in will be aligned **
to WordSize. The new BlockMemoryRequest is simply pushed onto the **
** Block Buffer. The BlockWaitingFor is set equal to MemoryBlockTransfer
.
**



















BlockMemoryRequest . Access InP rogres s=No;





















ContinueMemoryReads continues the memory read request started by
StartMemoryReads. It simulates every read from memory other than the
first word which was simulated by StartMemoryReads. The time to
complete each word transfer is equal to MemroyTransferTime
. The block,
and read buffers are altered every time a word is read from memory.
Once a request is complete, it is removed from the Read Buffer, and
Memory WaitmgFor is reset to Nothing. Block Waiting For is set to
BlockCacheAccess in preparation to transfer the new data to the cache.
If the CompletionTimeEstimate for the memory read request is not equal












ChangeTopMemoryRequest (SBlockBuf fer, &BlockMemoryRequest) ;
ReadMemoryRequest=View (&ReadBuf fer)
;
RemoveAWordFromMemoryRequest (&ReadMemoryRequest ) ;
if (ReadMemoryRequest . Size>0)
{
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** Memory, c * +



































StartMemoryWrites begins a memory write request, simulating the **
first word written to memory. The time to complete this one word write **
























** ContinueMemoryWrites continues the memory write request started +1
** by StartMemoryWrites . Like ContinueMemoryReads, it simulates every *'
** write to mwmory other than the first word which was simulated by *'
** StartMemroyWrites . The time to complete each word transfer is equal *'
** to MemoryTransferTime. The Write Buffer is altered every time a word *'
** is written to memory. Once the memory write request is complete, it * 1
** is removed form the WriteBuffer, and MemoryWaitingFor is reset to *'
** Nothing. If the CompletionTimeEstimate for the memory read request is *
** not equal to Time when the request is completed then a time predition * :
** error is rased. * :
+ * *



















































if (Time !=WriteMemoryRequest .CompletionTimeEstimate)

















+ * * +
** UpdateCache simulates entering data from the BlockBuffer into the **
cache. UpdateCache first checks wheter of not the cache is busy. If **
it is not then CacheBusy is asserted, and BlockWaitingFor is set equal **
** to BlockCacheTransfer . The BlockTOA is calculated, to enable **
** CalculateTimeEstimates to predict the completion txmes for additional **
** memory read request in the buffer. If the cache is busy then the **
** previous memory request time completions may be wrong. That is because **
** the last estimates conunted on the old BlockTOA. This means that all **
** the time estimates must be recalculated. **
* * **
Once the Buf ferCacheAccessTime has expired then BlockWaitingFor **
is set equal to Nothing, and the CacheBusy is deserted. The read data **
must then be removed from the BlockBuffer. The appropriate sub blocKS **
in the cache will then have there dirty bits cleared, and valid bits **
** set. **
+ * + +



















































CacheDirtyBit [BlockMemoryRequest .Block] [SubBlock (TempAddress) ] =No;






BlockMemoryRequest=View (SBlockBuf fer) ;
BlockMemoryRequest . TimeToExecute=Buf ferCacheAccessTime;
BlockMemoryRequest . CompletionTimeEstimate=BlockTOA;
ChangeTopMemoryRequest (SBlockBuf fer, &BlockMemoryRequest) ;
}
/*****************************************************************************
** Page 5-13 **








** AddAWordToMemoryRequest adds a word to a MemoryRequest as if it **
** had been read in from memory. The address is first aligned to **




















RemoveAWordFromMemoryRequest removes a word from a Memory Request, **
! as if it had been written to memory. A copy of the Address is first **
stored in OldAddress. Then the Address is word aligned and incremented **
by WordSize. The Required Size, and Size are then decremented by the **
difference of the new Address, and the OldAddress. Finally if the **
Address is outside the range of the original block then the Address is **
decremented by BlockSize to simulate modulo addition. This simulates **
removing a word from the memory request taking into account word and **
block alignment constraints. **
* *




























** Part Of SACS 1.0 **
** (StillAnother Cache Simulator) **
* * *•*
** Program Modified: 3/17/94 **
** File Modified: 3/17/94 **
* * * +
** Author: William G. Smith **
** Address: Electrical Engineering Department **
** Naval Postgraduate School **
** Monterey, CA 93940 **
+ * **
** Copyright 1994, William G. Smith **
+ * * +
** Permission to use, copy, modify, and distribute this software and **
** its documentation for any purpose and without fee is hereby granted **
provided that the above copyright notice appears in all copies. No **
modified version of this program should be redistributed without the **
authors consent. William G. Smith makes no warranty or **
representation, promise of guarantee, either expressed or implied, **
with respect to this software's ability to produce valid results. **
This program is provided "as is" any financial, personal or property **
damage caused by the use of this program is the responsibility of the **
user. **






TimeEst.c contains all functions that relate to estimating the **
xecution, and completion times of memory requests. **
* *
Table of Contents **
**
Cover Page Page 6-1 **
List of TimeEst.c Function Declarations ... Page 6- 2 **
UpdateTimeToExecut e ( ) Page 6-3 * *
CalculateTimeEstimates () Page 6-5 **
* *
ude " Global. h"
/ + + *********** + + + + + + + + + ********** + **** + + **** + + + ****** + *** + + + + + + + + ** + + *** + **** +
** Page 6-2 **
** TimeEst.c **
+ • * *
** List of TimeEst.c Function Declarations **
* * * *
** Description: **
+ * **
** This is a list of function declarations within the file scope **
** of TimeEst.c **




/* Page 6- 3 */
void CalculateTimeEstimates ()
;





















UpdateTimeToExecute calculates the time to complete a memory
transfer given the MemoryRequest . The Memory Request could be a read
or write request in a buffer. UpdateTimeToExecute changes the **
TimeToExecute field to the new value. TimeToexecute is calculated by
first finding the number of WordsToBeTransfered. If the MemoryRequest
is not being accessed then the TimeToExecute is simply the AccessTime
plus the TransferTime times one less then WordsToBeWritten. If the
MemoryRequest is in progress then the new TimeToExecute is dependent
on TOA, or TOD of the next word. MemcryWaitingFor dictates whether to
use the TOA, or TOD. If MemoryWaitingFor is equal to CacheUpdate then
the request has not actually begun transferring data. So the
TimeToExecute can be calculated as if the read request is not in **
progress. **
* *



























































printf ("Error found in [UpdateTimeToExecute] MemoryRequestXn") ;
printf("with access m progress while MemoryWaitingFor not\n");


















CalculateTimeEstimates updates the CompletionTimeEstimates for **
each request in both the read and write buffers. This funtion is **
called when ever the CacheModel adds to the read or write buffers. **
CalculateTimeEstimates must be called every time new data is entered **
into the buffers. This is because all previous estimates did not take **
into account the new data requested. This is because all previous **
estimates did not take into account the new data requested. **
CalculateTimeEstimates first orders all entries in both the ReadBuffer, **
and the WriteBuffer by priority. Then CalculateTimeEstimates steps **
zhough both buffers simultaneously. Each time picking the request that **
ias the highest priority, and adding the time to execute to the **
rimeEstimate. The TimeEstimate becomes that requests **
ZompletionTimeEstimate. This process is repeated until all requests **
lave a new CompletionTimeEstimate. TimeToExecute for cache request is **















** Page 6-6 **
** TimeEst.c **






while (ReadIndex<ReadBuffer .Next I I WriteIndex<WriteBuffer.Next)
{
if (ReadIndex<ReadBuffer .Next && WriteIndex<WriteBuf fer .Next)
{
if (ReadBuffer .MemoryRequest [ Readlndex ] .Priority <=
WriteBuffer.MemoryRequest [Writelndex] .Priority)
{
UpdateTimeToExecute (& (ReadBuf fer .MemoryRequest [Readlndex] ) ) ;
if (TimeEstimate<BlockTOAEstimate) TimeEstimate=BlockTOAEstimate;
TimeEstimate+=ReadBuf fer .MemoryRequest [Readlndex] .TimeToExecute;







UpdateTimeToExecute (& (WriteBuffer.MemoryRequest [Writelndex] ) ) ;






else if (ReadIndex<ReadBuf fer .Next)
{
UpdateTimeToExecute (& (ReadBuf fer .MemoryRequest [Readlndex] ) )
;
if (TimeEstimate<BlockTOAEstimate) TimeEstimate=BlockTOAEstimate;
TimeEstimate+=ReadBuffer .MemoryRequest [Readlndex] .TimeToExecute;





else if (WriteIndex<WriteBuffer .Next)
{
UpdateTimeToExecute (& (WriteBuffer .MemoryRequest [Writelndex] ) )
;
TimeEstimate+=WriteBuf fer .MemoryRequest [Writelndex] .TimeToExecute;







Part Of SACS 1.0 **
(StillAnother Cache Simulator) **
*•
Program Modified: 3/17/94 **
File Modified: 3/17/94 **
* *
Author: William G. Smith **
Address: Electrical Engineering Department **
Naval Postgraduate School **
Monterey, CA 93940 **
* *
Copyright 1994, William G. Smith **
* *
Permission to use, copy, modify, and distribute this software and **
its documentation for any purpose and without fee is hereby granted **
provided that the above copyright notice appears in all copies. No **
modified version of this program should be redistributed without the **
authors consent. William G. Smith makes no warranty or **
representation, promise of guarantee, either expressed or implied, **
with respect to this software's ability to produce valid results. **
This program is provided "as is" any financial, personal or property **
damage caused by the use of this program is the responsibility of the **
user. **
**
+ ******* + * + *** + **** + * + + * + * + ***** + + * + ***** + ***** + * + ****-** + * + ** + + * + *** + ***/
** Page 7- 1 **
** Get.c **
* * * *
** Description: **
* * * *
** Get.c contains all functions that relate getting the next CPU **
** request. GetNextRequest is the only procedure called outside of this **
** file scope. It determines whether to take input from the keyboard or **
** an input file. It also checks the input data to see if it makes sense. **
* * • *
** Table of Contents **
* * **
** Cover Page Page 7- 1 **
** List of Get.c Function Declarations Page 7- 2 **
** GetNextRequest Page 7-3 **
GetNextFileRequest () Page 7- 5 **
GetNextKeyBoardRequest () Page 7- 6 **
* *
+ *
* * * *
#include "Global. h"
Page 7- 2 **
Get.c **
**












/* Page 7- 3 */
GetNextFileRequest ()
;
/* Page 7- 5 */
GetNextKeyBoardRequest ()
;
/* Page 7- 6 */
/it**************************************************
** Page 7-3 **
** Get.c **





** GetNextRequest gets the next simulated request from the CPU to **
** cache (ie a Read or Write request) . The request is checked to make **
** sure it makes sense. If a request is not block alined, then **
** GetNextRequest will split the request up and return portions of the **
** request until all portions have been used, as if the user had made **
** several different requests. **





















































RequestSize= (BlockAddress (RequestAddress) +BlockSize) -RequestAddress;









NumberOfAccesses [Request ] ++;
}
** Page 7-5 **
** Get.c **




* * * *
** GetNextFileRequest reads in one request, without doing any error **
** checking. **









if (feof (DataFile) ) EndOfDataFile=Yes;
while (RequestChar!=' r' && RequestChar !=' w' && RequestChar !='E' &&
EndOfDataFile==No && ! feof (DataFile)
)
fscanf (DataFile, "%c", SRequestChar)
;
if (feof (DataFile) II RequestChar==' E' ) EndOfDataFile=Yes;
if (EndOfDataFile==No)
{
fscanf (DataFile, "%1X", SRequestAddress)
;
fscanf (DataFile, "%u", &RequestSize)
;
fscanf (DataFile, "%U", &TimeOfNextRequest) ;
if (RequestChar==' r' ) Request=Read;
if (RequestChar==' w' ) Request=Writ e,
•
TimeOfNextRequest+=Time;
while (RequestChar !=' \n' && ! feof (DataFile)
)
fscanf (DataFile, "%c", &RequestChar)
;
}














rintf ("Please enter request type (r,w) . ");





f (chr=='r') Request=Read; else Request=Write;
rintf ("Please enter Address ");
canf("%U", SRequestAddress)
;
rintf ("Please enter size ");
canf("%u", SRequestSize) ;





** Page 8- **
** Display. c **
** **
** Part Of SACS 1.0 **
** (StillAnother Cache Simulator) **
* * * *
** Program Modified: 3/17/94 **
** File Modified: 3/17/94 **
* * * *
** Author: William G. Smith **
** Address: Electrical Engineering Department **
** Naval Postgraduate School **
** Monterey, CA 93940 **
** * *
** Copyright 1994, William G. Smith **
** •*
** Permission to use, copy, modify, and distribute this software and **
** its documentation for any purpose and without fee is hereby granted **
** provided that the above copyright notice appears in all copies. No **
** modified version of this program should be redistributed without the **
** authors consent. William G. Smith makes no warranty or **
** representation, promise of guarantee, either expressed or implied, **
** with respect to this software's ability to produce valid results. **
** This program is provided "as is" any financial, personal or property **
** damage caused by the use of this program is the responsibility of the **
** user. **










Display. c contains all display functions used within SACS. **
**
Table of Contents **
ink-
Cover Page Page 8- 1 **
List of Cache. c Function Declarations Page 8- 2 **
DisplayTrace ( ) Page 8-3 **
DisplayCurrentRequest () Page 8- 4 **
DisplayWaitingFors () Page 8- 5 **
DisplayBlock ( ) Page 8- 6
DisplayBuf fers ( ) Page 8- 7





DisplayRequestsBreakDown () Page 8- 9 **
DisplayRequestHistogram() Page 8-11 **
**
DisplayStallHistogramO Page 8-13 **
LastScreenHistogramScore () Page 8-14 **
DisplayCacheArguments () Page 8-15 **
DisplayHelp ( ) Page 8-17
**
DisplayTestingHeader ( ) Page 8-18 **
+ *
PrintTime () Page 8-20 **
PrintTimeCenteredO Page 8-20 **
PrintScoreCenteredO Page 8-20 **
PrintAddress () Page 8-20
PrintCacheSize () Page 8-20
PrintSize Page 8-20
PrintSize2 () Page 8-20
PrintBufferSize () Page 8-21
PrintPriority () Page 8-21
PrintAssociativity () Page 8-21












PrintBit ( ) Page 8-22
PrintPercent ( ) Page 8-22
PrintAveAccess () Page 8-22
lude " Global. h"
* *
**
* * * *



























void DisplayBuf fers ()
;







































void DisplayTestingHeader () ; /* Page 8-11 7






























/* Page 8-19 */
/* Page 8-19 */
/* Page 8-19 */
/* Page 8-19 */
/* Page 8-19 */
/* Page 8-19 */
/* Page 8-19 */
/* Page 8-19 */
/* Page 8-20 */
/* Page 8-20 */
/* Page 8-20 */
/* Page 8-20 */
/* Page 8-20 */
/* Page 8-20 V
/* Page 8-20 */
/* Page 8-21 */
/* Page 8-21 */
/* Page 8-21 V
/* Page 8-21 */
/* Page 8-22 V
/* Page 8-22 */


















rintf (" Set Block Address ");
:>r (SubBlockIndex=0; SubBlockIndex<NumberOfSubBlocks; SubBlockIndex++)
print f (" V/D ");
rintf ("\n");










• * * *
** DisplayCurrentRequest **













if (Request !=None) LastRequest=Request;
if (CacheWaitingFor !=Nothing)
{











print f ("\nAddress: ");
PrintAddress (RequestAddress)
;
printf(" Next Request Time: ");
PrintTime (TimeOfNextRequest )































irintf( "Cache Waiting for: "); PrintWaitingFor (CacheWaitingFor) ;
rintf ("\nMemory Waiting For: " ) ; PrintMemoryWaitingFor (MemoryWaitingFor)
;
rintfC Cache Hit: "); PrintYesNo (CacheHit)
;
irintf ("\nBlock Waiting For: "); PrintBlockWaitingFor (BlockWaitingFor) ;




























PrintAddress (CacheBlockAddress [Blocklndex] ) ;
for (SubBlockIndex=0; SubBlockIndex<NumberOfSubBlocks; SubBlockIndex++)
{
printfC ");
PrintBit (CacheValidBit [Blocklndex] [SubBlocklndex] )
;
printfC ");














>rintf ("Read Buffer ");
(isplayBuffer (SReadBuf fer) ;
)rintf ("\n");




>rintf ("Block Buffer ");
iisplayBuffer (&BlockBuf fer)












print f ("Address Size Req. Block Priority");
printf(" Time Req. Comp. Time\n");
for (R=0; R<PrintBuffer->Next; R++)
{
printfC ");
PrintAddress (PrintBuf fer->MemoryRequest [R] .Address) ;
printfC ");
PrintSize2 (PrintBuf fer->MemoryRequest [R] .Size)
;
printfC ");
PrintSize2 (PrintBuffer->MemoryRequest [R] .RequiredSize) ;
printfC ");
PrintSize (PrintBuffer->MemoryRequest [R] .Block) ;
printfC ");
PrintPriority (PrintBuffer->MemoryRequest [R] .Priority) ;
printfC ");
PrintTimeCentered (PrintBuf fer->MemoryRequest [R] .TimeToExecute) ;
printfC ");

























TotalNumberOfAccesses =NumberOfAccesses [Read] +NumberOfAccesses [Write]
,
TotalNumberOfCacheHits=NumberOfCacheHits [Read] +NumberOfCacheHits [Write]
,




Number Number " ) ;
of of Hit Miss ");
Cache Hits Buffer Hits Rates Rates");
>rintf ("Xn");
>rintf("\n Read ");
'rintScoreCentered (NumberOfAccesses [Read] )
;
)rintf(" ")/
'rintScoreCentered (NumberOfCacheHits [Read] )
;
>rintf(" ");
'rintScoreCentered (NumberOfBuf ferHits [Read] ) ;
.f (NumberOfAccesses [Read] >0)
{
printfC ");










'rintScoreCentered (NumberOfAccesses [Write] ) ;
>rintf(" ");
'rintScoreCentered (NumberOfCacheHits [Write] )
;
>rintf(" ");
'rintScoreCentered (NumberOfBufferHits [Write] )
;
.f (NumberOfAccesses [Write] >0)
{
printfC ");



















































)rintf("\n Request Time Histogram");
)rintf("\n ");

















>rintf(" Total Time ");









print f( n \n Read ");
for (Timelndex=0; Timelndex< (ScreenHistogramMaxIndex-1) ; Timelndex++)
{
print f(" ");
PrintScoreCentered(RequestTimeHistogram[Read] [Timelndex] ) ;
)
printfC ");
PrintScoreCentered (LastScreenHistogramScore (RequestTimeHistogram [Read] ) ) ;
printfC ");
PrintScoreCentered (TotalRequestTime [Read] )
;
printfC ");
PrintAveAccess (TotalRequestTime [Read] , NumberOfAccesses [Read] ) ;
printfC \n Write ");
for (Timelndex=0; Timelndex< (ScreenHistogramMaxIndex-1) ; Timelndex++)
{
printfC ");
PrintScoreCentered (RequestTimeHistogram [Write] [Timelndex] ) ;
}
printfC ");
PrintScoreCentered (LastScreenHistogramScore (RequestTimeHistogram [Write] ) ) ;
printfC ");
PrintScoreCentered (TotalRequestTime [Write] )
;
printfC ");
PrintAveAccess (TotalRequestTime [Write] , NumberOfAccesses [Write] )
;
printfC \n Ideal ");
for (Timelndex=0; Timelndex< (ScreenHistogramMaxIndex-1) ; Timelndex++)
{
printfC ");




PrintScoreCentered (LastScreenHistogramScore (RequestTimeHistogram [None] ) ) ;
printfC ");
PrintScoreCentered (TotalRequestTime [None] ) ;


































for (Timelndex=0; TimeIndex<ScreenHistogramMaxIndex-l; Timelndex++)
{
printfC ");
PrintScoreCentered (StallTimeHistogram[StallIndex] [Timelndex] ) ;
}
printfC ");
PrintScoreCentered (LastScreenHistogramScore (StallTimeHistogram[StallIndex] ) ) ;
printfC ");




** Page 8-14 **





































rintf ("CPU Waits For Cache Write
rintf ("XnSubBlock Size:
rintf (" ");




rintf ("Update Read Buffer:
rintf ("\nWord Size:
rintf (" ");
rintf ("Remove Read Duplicates:
rintf ("\nRead Cache Access Time:
rintf (" ");
rintf ("Remove Write Duplicates:
rintf ("\nRead Cache Hit Time:
rintf (" ");
rintf ("Read Priority:
rintf ("\nRead Cache Miss Time:
rintf (" ");
rintf ("Write Priority:
rintf ("\nWrite Cache Access Time
rintf (" ");
rintf ("Read For Write Allocate:
PrintPriority (ReadForWriteAllo
rintf ("\nWrite Cache Hit Time:
rintf (" ");
rintf ("Write Dirty Block Priorit
PrintPriority (WriteDirtyBlockP








































































printf ("\nMemory Access Time: "); PrintTime (MemoryAccessTime)
;
printf (" ");
printf ("Trace: "); PrintYesNo (Trace)
;
printf ("\nMemory Transfer Time: "); PrintTime (MemoryTransferTime)
;
printf (" ");
printf ("Check: "); PrintYesNo (Check)
printf ("\nBuffer Cache Access Time: "); PrintTime (BufferCacheAccessTime) ;
;
printf (" ");
printf ("Test: "); PrintYesNo (Test)
;
printf ("\nRead Buffer Size: "); PrintBufferSize (ReadBufferSize)
;
printf (" ");
printf ("Key Board 10: "); PrintYesNo (KeyBoardIO)
;
printf ("\nWrite Buffer Size: "); PrintBufferSize (WriteBufferSize) ;
printf (" ");
printf ("Data File Name: %s",DataFileName)
;




printf ("Screen History Max Index: ");
PrintHistogramlndex (ScreenHistogramMaxIndex)
;
printf ("\nWrite Policy "); PrintWritePolicy (WritePolicy)
printf (" ");
printf ("File History Max Index: ");
PrintHistogramlndex (FileHistogramMaxIndex)
;











































'\n [T] Trace Display: ");
'\n Displays current request, status of memory, and contents ");
•\n of buffers. ") ;
•\n");
'\n [R] Results Display: ");
' \n Displays a break, down of read and write cache hits, and ");
'\n buffer hits, including a timing analysis. ");
'\n");
'\n [S] Stall Timing Display: ");
'\n Displays a histogram of the time spent on each stall. ");
'\n Stalls represent time delays in completing a request ");
•\n");
'\n [C] Cache Arguments Display: ");
' \n Displays input arguments to SACS. ");
'\n");
'\n [G] Go: Go to end of run. ")
'\n [G #] Go To: Go to Time #. ")
'\n [#] Step: Increment Time By #
.
")
'\n [-#] Back Step: Decrement Time By # ")
'\n [H] Help: Displays this help menu. ")
'\n ")
/*****•*** + **•*********** + *•************ + *********************•* + ** + ***********







































>rintf ("%s", YesNoStnng [Value] ) ;
i PrintRequest (Value)
lequestType Value;

















)rintf ("%s", CacheWaitingForString [Value] )
1 PrintMemoryWaitingFor (Value)
lemoryWaitingForType Value;











** Print Routines **


























































else if (Time>=10000 )




printf ("%71u ", Score);
printf ("%61u ", Score);































PrintBuf ferSize (Buf ferSize)
jfferSizeType BufferSize;














** Page 8-22 **
** Display. c **
** **










































Part Of SACS 1.0 **
(StillAnother Cache Simulator) **
**
Program Modified: 3/17/94 **
File Modified: 3/17/94 **
* *
Author: William G. Smith **
Address: Electrical Engineering Department **
Naval Postgraduate School **




Copyright 1994, William G. Smith
Permission to use, copy, modify, and distribute this software and *'
its documentation for any purpose and without fee is hereby granted *'
provided that the above copyright notice appears in all copies. No *'
modified version of this program should be redistributed without the * ;
authors consent. William G. Smith makes no warranty or *-
representation, promise of guarantee, either expressed or implied, *
with respect to this software's ability to produce valid results. * :
This program is provided "as is" any financial, personal or property *'




** Page 9- 1 **





** Record. c contains all functions that relate to the recording of **
** time for requests, and waiting fors, as well as a procedure for saving **
** the data in a file using a format that Mat lab (TM) could read. **
* * * *
** Table of Contents **
** * *
** Cover Page Page 9-1 **
** List of Record. c Function Declarations .... Page 9- 2 **
** RecordRequest Page 9- 3 **
** RecordStalK) Page 9- 5 **




















i RecordRequest ( )
;
/* Page 9- 3 */
1 RecordStalK)
;
/* Page 9- 5 */
1 RecordForMatlabO
;
/* Page 9- 7 */









** RecordRequest records the time spent on a particular request and **
** stores the result in RequestTimeHistogram. **
















TotalRequestTime [ LastReq] -=Lastdt
;
if (Lastdt>FileHistogramMaxIndex-l) Lastdt=FileHistogramMaxIndex-l;


































printf ("\n\nError [RecordRequest ] caculated a time less than 0");
printf("\n\n Time = " ) ; PrintTime (Time)
;









** Page 9- 5 **






** RecordStall records the time spent on a particular waiting for and **































**•******•** + *** + + ***** + ** + ***************•************ + *****•****** + ********



















printf ("\n\nError [RecordStall] calculated a time less than 0");
printf("\n\n Time = "); PrintTime (Time)
;

















** RecordForMatlab saves the RequestTimeHistogram, and **











if ( (Mat labOut=fopen ( "timing. m", "w") )==NULL)
{
printfC'Can not open matlab output file.");
}
for (Request lndex=0; RequestIndex<NumberOfRequestsAvailable; Request Index++)
{
fprintf (MatlabOut, "%s= [", Request String [Request Index] )
;














fprintf (MatlabOut, ", ") ;
}




fprintf (MatlabOut, " ] ; \n\n" ) ;
}








'for (Stalllndex=0; StallIndex<NumberOfCacheWaitingForsAvailable; Stalllndex++)
{
fprintf (MatlabOut, "%s= [ ", CacheWaitingForString [Stalllndex] ) ;
fprintf (MatlabOut, " %081u", StallTimeHistogram[StallIndex] [0] ) ;
Column=l;
for (HistogramIndex=l;











fprintf (MatlabOut, ", ") ;
}
fprintf (MatlabOut, " %081u",
StallTimeHistogram [Stalllndex] [Histogramlndex] )
;
}





** Page 10- **
** Buffer. c **
* * * *
** Part Of SACS 1.0 **
** (StillAnother Cache Simulator) **
** **
** Program Modified: 3/17/94 **
** File Modified: 3/17/94 **
** **
** Author: William G. Smith **
** Address: Electrical Engineering Department • **
** Naval Postgraduate School **
** Monterey, CA 93940 **
* * •*
** Copyright 1994, William G. Smith **
** *•
** Permission to use, copy, modify, and distribute this software and **
** its documentation for any purpose and without fee is hereby granted **
** provided that the above copyright notice appears in all copies. No **
** modified version of this program should be redistributed without the **
** authors consent. William G. Smith makes no warranty or **
** representation, promise of guarantee, either expressed or implied, **
** with respect to this software's ability to produce valid results. **
** This program is provided "as is" any financial, personal or property **












* *Buffer.c contains all functions that relate to the management of
the Read, Write, and Block Buffers. **
* *
Table of Contents **
* *
Cover Page Page 10- 1 **
List of Cache. c Function Declarations Page 10- 2 **
Push() Page 10- 3 **
Pop() Page 10- 4 **
ChangeTopMemoryRequest Page 10-5 **
Append () Page 10-6 * *
View() Page 10- 7 **
Clear () Page 10- 8
OrderO Page 10- 9 **
Splice () Page 10-10 **
Search () Page 10-12 **
UpdatingReadBuffer () Page 10-13 **
RemoveZeroSizes Page 10-15 **
NoRequestsLeft () Page 10-16 **
* *
i ****************************************************************
i elude "Global. h"




+ * * +











** This is a list of functions declarations within the file scope































/* Page 10- 3 */
/* Page 10- • 4 */
/* Page 10- • 5 */
/* Page 10- - 6 */
/* Page 10- - 7 */
/* Page 10- - 8 */
/* Page 10- • 9 */
/* Page 10-•10 */
/* Page 10--12 */
/* Page 10-13 V
/* Page 10--15 */
/* Page 10-16 */
****************************************************************************






















for (i=Buffer->Next; i>0; i—
)

















** Pop removes a record from the top of the buffer, and returns it to **








if (Buffer->Empty I I Buffer->Next==0)
{









for (i=0; i<Buffer->Next ; i++)



















Push adds a new record to the top of the buffer. **
* *
.it************************************************




if (Buffer->Empty==No && Buffer->Next>0)
{



















* Append adds a new record to the bottom of the buffer








* + * *
• it*******************************************************



























View returns a copy of the top record in the buffer without **





























** Clear removes all entrees in the buffer. **



















Order sorts all of the entries in the buffer by priority such **









while ( ! (Buffer->Empty) && Change)
{
Change=No;
for (i=Buffer->Next-l; i>0; i—
)
i
if (Buffer->MemoryRequest [i] .Priority<









































buffer utility that takes a one byte memory request and
a buffer if the buffer does not already have the byte.
rst searchthe ReadBuffer for the byte if it can't find a
buffer that contains the byte then it will search for a
that has data from the same block. If one is found
st is modified to include the new read byte request,















































MemoryRequest .Address = Address;
MemoryRequest . Size = 1;
MemoryRequest .RequiredSize = 0;
MemoryRequest .Block = Block;
MemoryRequest .Priority = Priority;
MemoryRequest . AccessInProgress = No;
MemoryRequest .TimeToExecute = 0;
MemoryRequest . CompletionTimeEstimate = 0;













if ( ! (Buffer->Empty)
)
{
for (Bufferlndex=0; Buf ferIndex<Buffer->Next; Bufferlndex++)
{





FrontAddress=Buf fer->MemoryRequest [Buf ferlndex] .Address;
BackAddress =FrontAddress;
while (FoundByte==No && NextSize<=BlockSize &&




if (NextSize>Buffer->MemoryRequest [Bufferlndex] .Size)
Buf fer->MemoryRequest [Buf ferlndex] . Size=NextSize;
if (RequiredSize>0)
Buffer->MemoryRequest [Buf ferlndex] .ReguiredSize=NextSize;
if (Buffer->MemoryRequest [Buf ferlndex] .Priority>Priority)





Buffer->MemoryRequest [Buf ferlndex] .AccessInProgress==No)
<
Buf fer->MemoryRequest [Bufferlndex] . Size=NextSize;
if (RequiredSize>0)
Buf fer->MemoryRequest [Bufferlndex] .RequiredSize++;
if (Buffer->MemoryRequest [Buf ferlndex] .Priority>Priority)









if (BlockAddress (FrontAddress) !=CurrentBlockAddress)
FrontAddress+=BlockSize;
if (BlockAddress (BackAddress) !=CurrentBlockAddress)
BackAddress-=BlockSize;
}
if (Buffer->MemoryRequest [Buf ferlndex] . Size==BlockSize &&
Buf fer->MemoryRequest [Buf ferlndex] .AccessInProgress==No)
{
Buf fer->MemoryRequest [Buf ferlndex] .Address=RequestAddress;





if (FoundByte==No) Append(Buf fer, &MemoryRequest)
;







** Description: . **
** * *
** Search checks a buffer to see if it contains a byte addressed by **
** Address. **
* + * *
******•****+*****************************+******+****•*****













for (Bufferlndex=0; BufferIndex<Buffer->Next; Bufferlndex++)
{






























UpdatingReadBuffer takes a byte of data provided by a CPU write **
reqeust and checks to see if it is needed in the read buffer. If the **
byte is needed then the MemoryRequest is modified so that the byte **






AddressType CurrentBlockAddress = BlockAddress (Address)
;
BufferSizeType Bufferlndex;
YesNoType FoundByte = No;
/*****************************************************************************









if (! (ReadBuffer. Empty )
)
{
for (Bufferlndex=0; Buf ferIndex<ReadBuf fer .Next; Bufferlndex++)
{
if (BlockAddress (ReadBuffer. MemoryRequest [Bufferlndex] .Address)==
CurrentBlockAddress
&& ReadBuffer .MemoryRequest [Buf fer Index] .AccessInProgress==No)
{
if (ReadBuffer .MemoryRequest [Bufferlndex] .Size>0)
{
ByteAddress=ReadBuffer .MemoryRequest [Buf ferlndex] .Address +
ReadBuffer .MemoryRequest [Buf ferlndex] .Size - 1;
if (ByteAddress==Address)
{
ReadBuffer .MemoryRequest [Buf ferlndex] . Size
—
;
if (ReadBuffer .MemoryRequest [Buf fer Index] .RequiredSize>
ReadBuffer .MemoryRequest [Buf ferlndex] .Size)
ReadBuffer .MemoryRequest [Buf ferlndex] .RequiredSize=





if (ReadBuffer .MemoryRequest [Buf ferlndex] .Size>0)
{
if (ReadBuffer .MemoryRequest [Bufferlndex] .Address==Address)
i
ReadBuffer .MemoryRequest [Buf ferlndex] .Address++;
if (BlockAddress (ReadBuffer .MemoryRequest [Bufferlndex] .Address)
!=CurrentBlockAddress)
ReadBuffer .MemoryRequest [Buf ferlndex] .Address-=BlockSize;
if (ReadBuffer .MemoryRequest [Buf ferlndex] .Size >0)
ReadBuffer .MemoryRequest [Buf ferlndex] .Size
—
;
if (ReadBuffer .MemoryRequest [Buf ferlndex] .RequiredSize>0)

































if (Buf fer->MemoryRequest [ j] .Size==0 &&






























** NoRequestsLeft returns Yes if there are no more requests left





for (i=0; i<Buf fer->Next; i++)
{











Part Of SACS 1.0 **
(StillAnother Cache Simulator) **
**
**
* Program Modified: 3/17/94
* File Modified: 3/17/94 **
* **
* Author: William G. Smith **
* Address: Electrical Engineering Department **
* Naval Postgraduate School **
* Monterey, CA 93940 **
* **
* Copyright 1994, William G. Smith **
* **
Permission to use, copy, modify, and distribute this software and **
its documentation for any purpose and without fee is hereby granted
provided that the above copyright notice appears in all copies. No * i
modified version of this program should be redistributed without the *'
*j authors consent. William G. Smith makes no warranty or *'
representation, promise of guarantee, either expressed or implied, *'
with respect to this software's ability to produce valid results. * 1
This program is provided "as is" any financial, personal or property *'
damage caused by the use of this program is the responsibility of the *'
* user. *'
* * i
** *************** * * * ****************************** * ********* * ************** *
* *
/**••***•******* + **•****** + + ****•******•******•*************•* + **************•*




* * * *
Array. c contains all functions that relate to definition and **






** Table of Contents **
* * * +
** Cover Page Page 11- 1 **
** List of Array. c Function Declarations Page 11- 2 **
** DefmeArraylDO Page 11- 3 **
** DefineArray2D() Page 11- 4 **
** FreeArraylD () Page 11-5 **
** FreeArray2D () Page 11-6 **
** **
* it************************************************************
* + * + * + * + *•*•• + * + ***** + ** + + + •******•*•* + ** + + + + + + + * + + ************ + ***** + *********
Page 11- 2 **
Array.c **
* *
List of Array.c Function Declarations **
Description:







I. *DefineArraylD() ; /* Page 11- 3 */
ti **DefineArray2D() ; /* Page 11- 4 */
n.d FreeArraylDO
;
/* Page 11- 5 */
n.d FreeArray2D() /* Page 11- 6 */
/**•**********+**•****+***+*******************************+**********•*******




* * * *
** DefineArraylD **
** Description: **
* * * *
** DefineArraylD allocates memory large enough for a 1 dimensional **
** array of length Xmax, where each element has "size" bytes. **
** **
*•*+*****+***•+*+********+****+++*****************+#**




















Def ineArray2D allocates memory large enough for a 2 dimensional **
* array Xmax, by Ymax, where each element has "size" bytes. **
* **
*+****+**+***+++**++***********++***•***++****************+•*****+*********+/







Array= (int**) calloc (Xmax, size)
;





/******•****** + ** + ********** + ***********•* + *************•***************** + ****
** Page 11- 5 **






** FreeArraylD deallocates the memory assigned to the 1 dimensional **
** array. **
** **



































































Author: William G. Smith
Address: Electrical Engineering Department
Naval Postgraduate School
Monterey, CA 93940
Copyright 1994, William G. Smith
Permission to use, copy, modify, and distribute this software and
its documentation for any purpose and without fee is hereby granted
provided that the above copyright notice appears in all copies. No
modified version of this program should be redistributed without the
authors consent. William G. Smith makes no warranty or
representation, promise of guarantee, either expressed or implied,
with respect to this software's ability to produce valid results.
This program is provided "as is" any financial, personal or property



































TestSACS randomly creates instructions and writes them to **
"SACS.Dat". The instrcutions are generated by first choosing
NoTestCases. The Number of test cases to be used will always
be less than MaxNoTestCases . Then the TestCaseChoosen is picked
from TestCases. TestCases represent different possible ways in
which an address trace could procede. PredictedNoRead, HitsInTest,
and PredictedNoWriteHitsInTest, tells TestSACS how many hits it can








unsigned long int NoLoadHits;
unsigned long int NoLoadRequests;
printf ("\n\nNumber of read hits=%ul",NoReadHits)
;
print f ("\n\nNumber of read requests=%ul",NoReadRequests) ;
printf ("\n\nNumber of write hits=%ul",NoWriteHits)
;
















Table of Contents **
* *
Cover Page Page 12- 1 **
List of definitions Page 12- 2 **
List of TestSACS.c Function Declarations .. Page 12- 3 **
TestCases Page 12- 4 **
PredictedNoReadHits Page 12- 5 **
PredictedNoWriteHits Page 12- 5 **
ChangeArguments Page 12- 6 **
TestSACS () Page 12- 8 **
CreatelnstructionSets () Page 12- 9 **
Creating One Instruciton at a Time .
.
Page 12-10 **
ShufflinglnstructionSets () Page 12-12 **
CanBeSwitchedO Page 12-14 **
WritelnstructionSet () Page 12-15 **
* *









** List of definitions. **
** **
it*************************************************** -**•••**•********•*•***•»•/
tdefine MaxNoOfTestCases 3 /* Can be changed without other changes. */
#define NoTestCaseChoices 64 /* // Need to change TestCases, and */
#define NoLoadStoresInTestCases 7 /* \\ PredictedNoHitsInTest */




List of TestSACS.c Function Declarations







This is a list of functions declarations within the file scope **











oid WritelnstructionSet () ;
/* Page 12- 6 */
/* Page 12- 8 */
/* Page 12- 9 */
/* Page 12-12 */
/* Page 12-14 */
/* Page 12-15 */
/**+***•***•*+•+**+*******++********************************•*•*****•*•*******






* * + *
** Description: **
*• **




int TestCases [NoTestCaseChoices] [NoLoadStoresInTestCases] :
{ 1, 1, 1, 1, 1, 1, 1L { l, 1, 1, 1, 1, 1, 2},
{ 1, 1, 1, 1, 1, 2, l}, { 1, 1, 1, 1, 1, 2 2},
{ 1, 1, 1, 1, 2, 1, i}< i l, 1, 1, 1, 2, 1 2},
{ 1, 1, 1, 1, 2, 2, 1} { l, 1, 1, 1, 2, 2 2},
{ 1, 1, 1, 2, 1, 1, 1}, { l, 1, 1, 2, 1, 1 - 2},
{ 1, 1, 1, 2, 1, 2, 1} { 1- 1, 1, 2, 1, 2 - 2},
{ 1, 1, 1 2 2, 1, 1} { l 1 1, 2, 2, 1 - 2}.
{ 1, 1 1 2, 2, 2, 1} { l 1 1 2 2 2 - 2},
{ 1, 1, 2 1, 1, 1, 1} - { 1, 1 2 1, 1 1 . 2},
{ 1. 1 2 1, 1 2, 1} { l 1 2 1, 1 2 - 2},
{ 1, 1, 2 1 2, 1 1} { l 1 , 2 1 2 1 - 2},
{ 1, 1 2 1 2 2 1} - { l , 1 , 2 1 2 , 2 - 2},
{ 1, 1 2, 2 1, 1 1} - { l 1 , 2 2, 1 1 - 2},
{ 1, 1 2 2 1, 2 1} - { l , 1 , 2 , 2 1 , 2 - 2},
{ 1- 1 2 , 2 , 2 1 1} - { l , 1 , 2 , 2 2 , 1 - 2},
{ 1, 1 2 2 2 2 1} { 1 1 , 2 , 2 2 , 2 - 2},
{ 1, 2 1 1 1 1 1} - { l , 2 , 1 , 1 , 1 , 1 - 2},
{ 1, 2 , 1 , 1 1 2 1} - { l , 2 , 1 , 1 1 , 2 , 2},
{ 1, 2 1 , 1 , 2 1 1} - { l , 2 , 1 , 1 , 2 , 1 • 2),
{ 1. 2 1 , 1 2 2 1} - { l , 2 , 1 , 1 , 2 , 2 , 2),
{ ll 2 1 , 2 , 1 1 1} - { l , 2 , 1 , 2 1 , 1 r 2},
{ 1. 2 , 1 , 2 , 1 2 - 1} - { l , 2 , 1 - 2 , 1 , 2 , 2),
{ 1 2 , 1 , 2 , 2 , 1 - 1} - { l , 2 , 1 , 2 , 2 , 1 , 2),
{ 1 2 , 1 , 2 . 2 2 1} - { l , 2 , 1 , 2 , 2 , 2 r 2},
{ 1 , 2 , 2 , 1 , 1 1 - 1}
- { l , 2 , 2 , 1 , 1 , 1 - 2},
{ 1 , 2 , 2 , 1 , 1 , 2 . 1} - { l , 2 , 2 , 1 , 1 , 2 - 2},
{ 1 , 2 , 2 , 1 , 2 , 1
-
1}
- { l - 2 , 2 , 1 , 2 , 1 - 2),
{ 1 , 2 , 2 , 1 - 2 , 2
-
1}
- { l , 2 , 2 , 1 , 2 , 2 - 2},
{ 1 , 2 , 2 , 2 , 1 , 1 . 1}
- { l , 2 , 2 - 2 , 1 , 1 - 2},
{ 1 , 2 , 2 , 2 , 1 , 2 , 1}
- { l , 2 , 2 , 2 , 1 - 2 - 2},
{ 1 , 2 , 2 , 2 , 2 , 1 . 1} r { 1 , 2 , 2 , 2 , 2 , 1 - 2},





No Hits Predicted for each test case.













6, 5, 5, 4,
5, 4, 4, 3,
5, 4, 4, 3,
4, 3, 3, 2,
5, 4, 4, 3,
4, 3, 3, 2,
4, 3, 3, 2,
3, 2, 2, 1,
5, 4, 4, 3,
4, 3, 3, 2,
4, 3, 3, 2,
3, 2, 2, 1,
4, 3, 3, 2,
3, 2, 2, 1,
3, 2, 2, 1,
2, 1, 1,
};
int PredictedNoWriteHitsInTest [NoTestCaseChoices ]=
{
0, 0, 0, 1,
0, 1, 1, 2,
0, 1, 1, 2,
1, 2, 2, 3,
0, 1, 1, 2,
1, 2, 2, 3,
1, 2, 2, 3,
2, 3, 3, 4,
0, 1, 1, 2,
1, 2, 2, 3,
1, 2, 2, 3,
2, 3, 3, 4,
1, 2, 2, 3,
2, 3, 3, 4,
2, 3, 3, 4,
3, 4, 4, 5
};
/•Ik-**********************************************************************'*'****















** ChangeArguments, change the global variables in SACS that the
























= (rand() % (WordSizeLimit-1) )+l;
= WordSize* ( (rand() %WordsPerSubBlock) +1) ;
= SubBlockSize
* ( (rand ( ) %NumberOfSubBlocksLimit ) +1)
;

















































) % (NoPriority-1) ) +1;
)%(NoPriority-l) )+l;
) % (NoPriority-1 ) ) +1 ;
)%(NoPriority-l) )+l;








Ensuring that the new arguments are valid combinations. **
* *
tit**************************************************************************/
if (SearchBlockBuf fer==No) RemoveReadDuplicates=No;
if (UpdateReadBuffer ==Yes) WordSize=SubBlockSize;
I
/•••A***********************************************************************






* * * *
** TestSACS will create a test set, shuffle the instructions, and **
** write them out to "SACS.Dat". **
** **




char Request [MaxNoOfTestCases*NoTestCaseChoices+l] ;
AddressType DataAddress [MaxNoOfTestCases*NoTestCaseChoices+l]
;
SizeType Size [MaxNoOfTestCases*NoTestCaseChoices+l ] ;




CreatelnstructionSets (Request, DataAddress, Size, TimeUntilNextRequest,
&Imax,
NumberOfRequests, NumberOfHits);
















The instructions are created from a set of test cases. The
the number of predicted hits for each case is stored in
PredictedNoHitsInTest . CreatelnstructionsSets randomly chooses the
NoOfTestCases to be used, and randomly selects the individual
TestCases. The BloclcAddressChoices for each test case is also chosen
randomly. The DataAddress, and Size of each instuction is chosen
randomly such that they are within the block chosen. The NoLoadHits



































TimeType MaxTimeUntilNextRequest = 101;














/* Uncomment to randomize each test run */
/* otherwise every test run will be */
/* identical. Leaving the seed */
/* commented out allows any errors */
/* found by -test to be revisited. */
/****+*•*****•*************++*****************+****************+*********•*++*









* * * *





for (TestCaseIndex=0; TestCaseIndex<NoOfTestCases; TestCaseIndex++)
{
TestCaseChosen=rand() %NoTestCaseChoices;
SetChosen=rand ( ) %NumberOfSet s
;
BlockAddressChoices [Read] =
( ( (IrandO / (NoOfTestCases*NumberOfSets*BlockSize)
)
*NoOfTestCases+TestCaselndex)
*NumberOfSets + SetChosen) * BlockSize;





( ( (IrandO / (NoOfTestCases*NumberOfSets*BlockSize)
*NoOfTestCases+TestCaseIndex)
NumberOfSets + SetChosen) * BlockSize;
if (BlockAddress (BlockAddressChoices [Read] ) ! =BlockAddressChoices [Read]
)
printf ("Read is not a BlockAddress");
if (BlockAddress (BlockAddressChoices [Write] ) ! =BlockAddressChoices [Write]
)
printf ("Write is not a BlockAddress");
if (Set (BlockAddressChoices [Read] ) !=SetChosen)
printf ("Read is not a good Set");
if (Set (BlockAddressChoices [Write] ) !=SetChosen)
printf ("Write is not a good Set");






if (TestCaseIndex%15==14) printf ("\n")
;
it****************************************************************************







if (BloclcAddressChoices [Read] ==BlockAddressChoices [Write]
)
{
NumberOfHits [Read] +=PredictedNoReadHitsInTest [TestCaseChosen]
;
NumberOfHits [Write] +=PredictedNoWriteHitsInTest [TestCaseChosen] ;
LoadIndex=0;








if (TestCases [TestCaseChosen] [0]==Read && TestCaseChosen !=0)
NumberOfHits [Write] ++;






NumberOfHits [Read] +=PredictedNoReadHitsInTest [TestCaseChosen]
;
if (WriteMissPolicy==WriteAllocate)
NumberOfHits [Write] +=PredictedNoWriteHitsInTest [TestCaseChosen] ;
}
for (LoadIndex=0; LoadIndex<NoLoadStoresInTestCases; LoadIndex++)
{
if (TestCases [TestCaseChosen] [LoadIndex]==Read)
i










BloclcAddressChoices [TestCases [TestCaseChosen] [Loadlndex] ] ;
Size [*Imax]=lrand() %BlockSize+l;
if (Size [*Imax] <BlockSize)
DataAddress [*Imax] += IrandO % (BlockSize-Size [*Imax] ) +1;











* * * *
** Description: **
** **
** Shuffling Instruction Sets. **


























* + *•** + ***********••******•****•**********• + + ********** + * + *** + **•*******•**/
for (i=l; KImax; i++)
{
Jump=Yes;
for (j=i; j>0 && Jump==Yes; j—
)
if (BlockAddress (DataAddress [ j ] ) ==BlockAddress (DataAddress [ j-1 ] )
)
Jump=No ;
if ( (rand() % (As sociativity*NoLoadStores InTestCases) )==0)
Jump=No; /* Gives Uniform distrabution. */
if (Jump==Yes)






Request [ j-1 ] =Request [ j ]
;
Request [ j ] =RequestTeimp;
AddressTemp=DataAddress [j-1]
;
DataAddress [ j-1 ] =DataAddress [ j ]
;
DataAddress [ j ] =AddressTemp;
SizeTemp=Size [j-1]
;
Size t j-1 ]=Size[j]
;
Size [ j ]=SizeTemp;
TimeTemp=TimeUntilNextRequest [j-1]
;
TimeUntilNextRequest [ j-l]=TimeUntilNextRequest [ j]
;
TimeUntilNextRequest [ j ] =TimeTemp;
}





** Can InstructionAddress [i] be switched with Instruction [i-1] . **
** If so return Yes, else return No. **
*+ **
YesNoType CanBeSwitched (DataAddress, Io, Imax)












AddressJumped[0]=BlockAddress (DataAddress [Io] ) ;
i=Io-2;
while (i>=0 && NoJumped<Associativity &&




for (j=0; j<NoJumped; j++)
if (AddressJumped [ j ] ==BlockAddress (DataAddress [i] ) ) JumpedBefore=Yes;
if ( JumpedBefore==No && NoJumped<Associativity)








AddressJumped[0]=Bloc)cAddress (DataAddress [Io-l] ) ;
i=Io+l;
while (Klmax && NoJumped<Associativity &&




for (j=0; j<NoJumped; j++)
if (Address Jumped [ j] ==Block_Address (DataAddress [i] ) ) JumpedBefore=Yes;
if ( JumpedBefore==No && NoJumped<Associativity)






























for (i=0; KImax; i++)
i
fprintf (DataFile, "%c " , Request [i] )
;
fprintf (DataFile, "%081X ", DataAddress [i] )
;
fprintf (DataFile, "%2u " ,Size[i]);





fprintf (DataFile, "End Of Trace\n\n")
;
fprintf (DataFile, "If any instructions follow\n")
fprintf (DataFile, "they were not used for the\n")










** Part Of SACS 1.0 , **
** (StillAnother Cache Simulator) **
• * •*
** Program Modified: 3/17/94 **
** File Modified: 3/17/94 **
• + **
** Author: William G. Smith **
** Address: Electrical Engxneering Department **
** Naval Postgraduate School **
** Monterey, CA 93940 **
• * **
** Copyright 1994, William G. Smith **
• • **
** Permission to use, copy, modify, and distribute this software and **
** its documentation for any purpose and without fee is hereby granted **
** provided that the above copyright notice appears in all copies. No **
** modified version of this program should be redistributed without the **
** authors consent. William G. Smith makes no warranty or **
** representation, promise of guarantee, either expressed or implied, **
** with respect to this software's ability to produce valid results. **
** This program is provided "as is" any financial, personal or property **














Checking. c contains all of the functions that relate to error **
checking. Note that an error could be raised anywhere. The error **
mesage will contain the procedure name in square brackets. This
section contains the functions spicifically designed to check variable





Table of Contents **
**
Cover Page Page 13-1 **
List of Cache. c Function Declarations Page 13- 2 **
Checking () Page 13- 3 **
CheckingConstants () Page 13- 4 **
PrintConstError () Page 13-11 **
CheckingForValuesOutOfBounds () Page 13-12 **
PrintTimeBoundaryError () ; Page 13-15 **
' PrintScoreBoundaryError () ; Page 13-16 **
PrintSizeBoundaryError () ; Page 13-17 **
PrintEnumBoundaryError () ; Page 13-18 **
' CheckingForlnconsistencies () Page 13-19 **
* PrintTotalTimeError () Page 13-21 **
* PrintTotalScoreError () Page 13-22 **
* CheckingPredictions () Page 13-23 **
* PrintScorePredictionError () Page 13-24 **
* PrintTimePredictionError () Page 13-25 **
k * *
include "Global. h"
** Page 13- 2 **
** Checking. c **
+ * **




** This is a list of function declarations within the file scope **








void PrintTimeBoundaryError ( )
;
void Print ScoreBoundaryError ()
;
void PrintSizeBoundaryError ( )
void PrintEnumBoundaryError ( )
void CheckingForlnconsistencies ()





void PrintScorePredictionError ( )
void PrintTimePredictionError ()
;
/* Page 13-- 3 */
/* Page 13-- 4 */
/* Page 13--11 */
/* Page 13--12 */
/* Page 13--15 */
/* Page 13--16 */
/* Page 13--17 */
/* Page 13--18 */
/* Page 13--19 V
/* Page 13--21 */
/* Page 13--22 */
/* Page 13--23 */
/* Page 13--24 */
/* Page 13--25 */
L
• + ****** + ***** + ** + •* + **••********************** + ********•* + ****** + **•****** + *









Checking checks the global variables to insure that constants **






























** Checking global constants to insure that they do not change,























































































































































































































































































































PrintConstError ( "Associativity" )
;
























Buf ferCacheAccessTimeCopy != Buf ferCacheAccessTime)
PrintConstError ("Buf ferCacheAccessTime" )
;













PrintConstError ( "WriteMissPolicy" )
ReadForwardCopy != ReadForward)
PrintConstError ( "ReadForward" )
CPUWaitsForCacheWritesCopy != CPUWaitsForCacheWrites)
PrintConstError ("CPUWaitsForCacheWrites")
SearchBlockBuf ferCopy != SearchBlockBuf fer)
PrintConstError ("SearchBlockBuf fer")
;











if( RemoveReadDuplicatesCopy ! = RemoveReadDuplicates)
PrintConstError ("RemoveReadDuplicates")
;
if ( RemoveWriteDuplicatesCopy != RemoveWriteDuplicates)
PrintConstError ("RemoveWriteDuplicates" ) ;
if( ReadPriorityCopy != ReadPriority)
PrintConstError ("ReadPriority" )
;
if ( WntePriorityCopy != WritePriority)
PrintConstError ( "WritePriority" )
;
if ( ReadForWriteAllocatePriorityCopy != ReadForWriteAllocatePriority)
PrintConstError ("ReadForWriteAllocatePriority" )
;
if ( WriteDirtyBlockPriorityCopy ! = WriteDirtyBlockPriority)
PrintConstError ("WriteDirtyBlockPriority") ;
if( NoPriorityCopy != NoPriority)










PrintConstError ( " ScreenHistogramMaxIndex" ) ;

































Nun rOfBlocksCopy != NumberOfBlocks)
Pn :onstError ( "NumberOfBlocks " )
;
Nunu. ^rOfSubBlocksCopy != NumberOfSubBlocks)
PrintConstError ( "NumberOfSubBlocks " )
;
NumberOfSetsCopy != NumberOfSets)
PrintConstError ( "NumberOfSet s " )
;

























PrintConstError ( "NumberOfAccesses " )
NumberOfCacheHitsCopy ! = NumberOfCacheHits)
PrintConstError ("NumberOfCacheHits")
;
NumberOfBufferHitsCopy != NumberOfBuf ferHits)
PrintConstError ( "NumberOfBuf ferHitsCopy " )
;
PredictedNumberOfAccessesCopy ! = PredictedNumberOfAccesses)
PrintConstError ( "PredictedNumberOfAccesses " )
;
PredictedNumberOfHitsCopy != PredictedNumberOfHits)
















printf ("\n\nError in [CheckingConstants] ")
;




/ + + + + + + + + + + + + + + ****** + + ** + * + **** + ********* + * + ** + **** + * + ******** + * + + + * + * + + * + + + +









** CheckingForValuesOutOfBounds checks all bounded global variables **
































NothingThree, NumberOfBlockWaitingForsAvailable ) ;
if ( CacheHit<No
I I CacheHit>Unknown)




PrintEnumBoundaryError ("CacheBusy", CacheBusy,No, Yes) ;
if ( Request<None
I I Request>NumberOfRequestsAvailable)



































for (Setlndex=0; Set Index<NumberOfSets; Setlndex++)
if ( CacheNextBlock [Setlndex] <0
I
| CacheNextBlock [Set Index ] >=NumberOfBlocks)




for (BlockIndex=0; BlockIndex<NumberOfBlocks; BlockIndex++)
{
for (SubBlockIndex=0; SubBlockIndex<NumberOfSubBlocks; SubBlockIndex++)
{
if ( CacheValidBit [Blocklndex] [SubBlocklndex] <0
I I





if ( CacheDirtyBit [Blocklndex] [SubBlocklndex] <0
I I






for (RequestIndex=0; Request Index<NumberOfRequest sAvailable; Request Index++)



























































printf ("\n\nError found in [ CheckingForValuestOutOfBounds] ") ;
printf (" \n%s is out of prescribed bounds .", VariableName)
;
printf ("\n\n The value was ");
PrintTime (Value)
;
printf (" \n The low limit was ");
PrintTime (LowLimit)
;















* * * *






printf ("\n\nError found in [ CheckingForValuestOutOfBounds] ")
;
printf(" \n%s xs out of prescribed bounds .", VariableName)
;
printf ("\n\n The value was ") ;
PrintScoreCentered (Value) ;
printf (" \n The low limit was ");
PrintScoreCentered (LowLimit)
;




















printf ("\n\nError found in [ CheckingForValuestOutOfBounds] ") ;
printf (" \n%s is out of prescribed bounds . ", VariableName)
;
printf ("\n\n The value was ");
PrintSize (Value) ;
printf (" \n The low limit was ");
PrintSize (LowLimit)
;





















printf ("\n\nError found in [ CheckingForValuestOutOfBounds] ")
;
printf(" \n%s is out of prescribed bounds .", VariableName)
;
printf ("\n\n The value was ");
printf ("%d", Value)
;
printf (" \n The low limit was ");
print f ( " %d" , LowLimit )
;
printf (" \n The high limit was ");































PrintTotalTimeError (Time, TotalTime, "Stalls")
;
** Page 13-20 **
** Checking, c **
** **




















SumOfAccesses+=RequestTimeHistogram[ Request Index] [Histogramlndex]
;








if (CacheWaitingFor==Nothing && ReadBuf fer .Empty==Yes &&
UpdateReadBuffer==No && SearchBlockBuffer==No &&



























printf ("\n\nError found in [CheckingForlnconsistencies] the total sum");
printf (" \nof %s times does not equal the actual time.", VariableName);
printf ("\n\n Total time was equal to ... ");
PrintTime (TimeValue)
;
printf (" \n The sumation of %s", VariableName);



















printf ("\n\nError found in [CheckingForlnconsistencies] the total for");
printf (" \n%s does not equal the summation.", VariableName);
printf ("\n\n Total number of %s accesses", VariableName);
printf (" \n was equal to ");
PrintScoreCentered (TotalScoreValue)
;
printf (" \n The sumation of %s request histogram", VariableName);
































if (PredictedNumberOfHits [Read] != NumberOfCacheHits [Read]










if (PredictedNumberOfHits [Write] != NumberOfCacheHits [Write]
+ NumberOfBufferHits [Write] &&






















printf ("\n\nError found in [CheckingPredictions] when trying to predict %s",
VariableName)
;
printf ("\n\n The predicted value was ... ");
PrintScoreCentered (PredictedValue)
;


























printf ("\n\nError found in [%s] when trying to predict time to complete %s",
ProcedureName, RequestName)
;
printf ("\n\n The predicted value was ... ");
PrintScoreCentered (PredictedValue)
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